Contents

COMPUTER ARCHITECTURE

UNIT - 1:

Computer architecture and orga von Neumann model, CPU orga Register organization, Various C Register Transfer, Bus and Mem Arithmetic, Logic and Shift micro unit

UNIT - II:

The arithmetic and logic unit, Fix representation, sign-magnitude, 1 Integer arithmetic - negation, a cation, division..... Floating-Point representation, F Hardwired microprogrammed Microprogram sequence UNIT - III:

Central Processing Unit (CPU Stack, Reverse Polish Notation, Two, Three-Address Instruction: RISC Instructions and CISC Chi Modes of Transfer..... Priority Interrupt, Daisy Chaining DMA, Input-Output Processor (I UNIT - IV:

Computer memory system, Me RAM, ROM chip, auxiliary and a Cache memory - associative associative mapping, write polic Virtual memory - address st mapping, paging and segment access time, replacement algor

UNIT - V:

Parallel Processing, Pipelining General Consideration, Arithmetic Pipeline, and Instruction Pipeline(195 to 217) Vector Operations, Matrix Multiplication, and Memory Interleaving, Multiprocessors, Characteristics of Multiprocessors(217 to 224 control unit.

ORGANIZATION, IEUMANN MODEL, NC

(R.G.P.V., Dec. 2015) ronic machine that can solve perations and presenting the on of detailed step-by-step ns, which cause a computer gram.

I blocks that any computer block. (R.G.P.V., June 2007) onsists of five functionally metic and logic, output and

ation from human operators, board of a video terminal, or n lines.

stored in the memory for later and logic circuitry to perform

..... mined by a program stored in

memory.

Output Control Unit - Finally the results are sent back to the outside world through the output unit. All of these actions are coordinated by the


It has been traditional to refer to the arithmetic and logic circuits in conjunction with the main control circuits as a central processing unit (CPU), or simply a processor. Input and output equipment is us combined under the term in output unit (1/0).

O.3. Differentiate betw architecture.

Ans. Differences between architecture are given below in

S.No.	Computer Organiz
(i)	Computer organization the operational units an interconnections that re-
	architectural specification
(ii)	Hardware details which a parent to the programm as the memory technolog
	control signals and in between the computer a pherals are referred to l
	zational attributes.
(iii)	For example, an organiza
74°, 8	the instruction by using
Control of	multiply unit or by using nism that makes repeate
	the add unit of the syste

Q.4. Write short note on st



rganization

Memory

4096 × 16

Instructions

(Program)

Operands (Data)

Processor Register

(Accumulator or AC)

Instructions are stored in one nemory unit with 4096 words $2^{12} = 4096$. If we store each e have available four bits for ssible operations and 12 bits trol reads a 16-bit instruction the 12-bit address part of the ita portion of memory. It then tion code. Computers that a name accumulator and label nory operand and the content

vices were invented that are roblems. All these computing which refer to the phases of es resulted in a small, cheap, nological development in the ements made to the hardware o the software technologies.

he first generation computers

Ans. The simplest way to organize a computer is to have processor registerised the vacuum tubes technology for calculation as well as for storage and and an instruction code format with two parts. The first part specifies the ontrol purposes. So, these computers are also called as vacuum tubes or operation to be performed and the second specifies an address. The memor) hermionic valves based machines. A vacuum tube, as shown in fig. 1.3, was address tells the control where to find an operand in memory. This operand is fragile glass device, which used filaments inside it. The filaments when read from memory and used as the data to be operated on together with the leated generate electrons, which eventually help in the amplification and data stored in the processor register. .


deamplification of electronic signals. These vacuum tube computers could perform computations in milliseconds. The memory of these computers was

constructed using electroma and all data and instructions the system from punched (instructions were written in assembly languages because programmung languages wei much later. These first computers were mainly used computations. Some examp computers are ENIAC, EDV UNIVAC Land IBM 701.

(ii) Second Gen device, called transistor, v Bardeen, Willian Shockley Prize. A transistor, as show to increase the power of tl original signal. It has three collector (C). The base o needed to be amplified, is s is generally a small flow of the input gate for the tra collect the amplified sign: gate for emitting the ampli generation computers were tubes to build the basic lo computers were smaller, f vacuum tubes. Transistor. light weight electronic d required very less power operation. These characteri of transistors made tl


generation computers more powerful, more reliable, less expensive, smaller and cooler to operate than the first generation computers. Printers, secondary storage and operating system technology were also invented

during this era.



to these computers. Another imputers was the replacement lage. Assembly language is a o use simple English wordsuctions in a program. The multiple jobs to be batched : transition from one job to concept helped in reducing resulting in faster processing, and generation computers. In ze of computers was seen in sing applications like payroll, ng. Some examples of second IBM 7090.

n 1958, Jack St. Clair Kilby cuit. The major characteristic the use of Integrated Circuits veral electronic components on a single chip of silicon, ponents. The IC technology v because it made it possible into very small (less than 5 ' (see fig. 1.5). Initially, the nents. This technology was e advancement in technology tegrate up to about hundred



ooler to operate than the second generation Fig. 1.5 An Integrated Circuit omputers. Fig. 1.4 A Transistor

Parallel advancements in storage technologies allowed the construction larger magnetic cores based random access memory and larger capacity magnetheaper as compared to the other generation of computers. The progress in disks and magnetic tapes. Hence, the third generation computers typically h SI and VLSI technologies led to the development of microprocessor. A


few megabytes (less than 5 megabytes) of main memory and magnetic disnicroprocessor incorporates various

capable of storing few tens o front, the third generation sa programming languages, time from hardware and the creatic and COBOL, which were the those days, were standardized in 1966 and 1968 respectivel ANSI COBOL. The idea wa program writing, a FORTRAN with an ANSI FORTRAN or high-level programming lang period. Notable among these v Thomas Kurtz of Dartmouth operating system. Time-shari number of users to directly acthat each user gets the illusion accomplished by having a la online terminals simultaneou computer manufacturers sold t and did not charge separately for the situation changed in 1969 to price their hardware and software from hardware gave their need and value. The dev took place during the third ger 1960s were mainframe system purchase and use. The first c was introduced in 1965 by Di the tremendous demand for small and by 1971, there were more the minicomputer market. Som 395, B6500, IBM 370, PDP 11

(iv) Fourth Genera

electronic components packet - simp doubled cach year after 170

This progress soon led to the era of large scale integration (LSI) when it w possible to integrate over 30000 electronic components on a single chil followed by very large scale integration (VLSI) when it was possible to integra components. about one million electronic components on a single chip. As a result, the manufacturers were able to reduce the size of the computers and made the



ig. 1.6 The Intel P4004 Microprocessor Chip

memories were replaced by access memories with very ecame cheaper, smaller and a tapes, floppy disks became cant development during the speed computer networking, 1 together, to enable them to pular for connecting several an organization and WANs at larger distances. This gave ms. Some of the examples of /AT, Apple and CRAY-1.

The different types of modern th generation computers. The arge scale integration (ULSI) components to be fabricated creasing the power and speed rimary and secondary storage ieration computers are faster, 1rth generation computers.

ligital computer. Explain its ?.V., June 2005, 2008, 2011)

Or

Describe the Von-Neumann model and explain the functioning of its (R.G.P.V., June 2012, 2013)

Draw and explain Von-Neumann model of computer and explain its subsystems. (R.G.P.V., June 2014)

Describe Von-Neumann model with the help of diagram.

Explain Von-Neumann model for computation. (R.GP.V., Dec. 2012 control instructions, must have their operands in CPU registers. This so-called oad-store architecture is intended to reduce the impact of the Von-Neumann bottleneck by reducing the total number of the memory accesses made by the CPU. Caches directly address the Von-Neumann bottleneck by providing the (R.G.P.V., June 201 EPU. Caches directly dealers to its external memory.

What is Von-Neumann systems.

Draw Von-Neumann me of computer.

Ans. Von-Neumann and the design of a new stored-pi 1946, known as the IAS Princeton Institute for Adva IAS computer is the prototyr general purpose computers. T of the IAS computer is she consists of -

- A main memor
- (ii) An arithmetic and
- (iii) A control unit causes them to be executed.
 - (iv) Input and outpu

Q.7. Draw Von-Neuman bottleneck?

Ans. Von-Neumann Arc

Von-Neumann Bottlene affected by other factors beside to move instructions and data lesser extent, the time required It typically takes the CPU abo than from one of its internal since the first electronic cor

designers to develop memory devices and processor-memory interface circuit that are fast enough to keep up with the fastest microprocessors. Indeed thas depicted in fig. 1.8. CPU-M speed disparity has become such a feature of standard (Von-Neumann computers that is sometimes referred to as the Von-Neumann bottleneck. RIS computers usually limit access to main memory to a few load and stor intermediate data used during the execution of instructions, other instructions, including all data processing and program the instructions.

ann model.

(R.G.P.V., June 2016)

model are as follows -I in a single read write memory. addressable by location without

itial fashion (unless explicitly

Von-Neumann and Harvard (R.G.P.V., Dec. 2009)

ogram and data are stored in the rmation-handling subsystem. In stored and handled by different between the two architectures. ill in 1944 and for which the task and the data-handling task rent storage technologies. Today, nann architecture because of the ng, and operating one memory

ain embedded applications where requirements are such that the itional advantages. Under certain ch faster than a Von-Neumann ontend for the same information mutable read-only memory can

unctions.

Ans. The CPU contains three major parts.

(i) The register set which stores




Fig. 1.8 Major Parts of CPU

12 Computer Architecture

(ii) The arithmetic logic unit that performs the required microperations for executing the instructions.

(iii) The control unit that supervises the transfer of information amounter registers and instructs the ALU as to which operation to perform.

The CPU performs a var which are incorporated in the is defined as the computer st which uses machine langua addressing modes, the instru CPU registers. The boundar programmers see the same n instruction set.

From the designer's poi the specifications for the des large part involves selectin instructions. The computer p language must be aware of t data supported by the instr performs.

REGISTER ORGAN


Q.11. What is register !

Ans. A register is a greatoring one bit of informatio

Q.12. Write short note (

Ans. Memory locations products, pointers, counters, access is the time consuming time consuming. It is more effi values in processor registers, only for performing various memory for seven CPU register, a bu

In fig. 1.9, the output of control is connected to two multiplexers form the two buses A and B. For a specific bus the selection times in eac multiplexer choose one register or the input data. The A and B buses forms the inputs to a common arithmetic logic unit. The operation choose in the ALI determines the arithmetic or logic microoperation that is to be performed Microoperation result is available for output data and also goes into the input



ster which gets the information one of the register load inputs, data in the output bus and the

s system directs the information ting the various components in

isters. (R.GP.V., June 2010)

consecutive memory locations. The control reads an instruction is it. It then continues by reading test it and so on. This type of ilculate the address of the next truction is completed. It is also

necessary to provide a register in the control unit for storing the instruction code after it is read from memory. The computer needs processor registers for manipulating data and a register for holding a memory address. The register are listed in table 1.1 together with a brief description of their function and the number of bits that they contain.

Table 1.1 List of Registers for the Basic Computer

Register Symbol	Number of Bits	Register Name	Function
DR	16	Data register	Holds memory operand
AR	12	Addres	
AC	16	Accum	
IR	16	Instruc	
PC	12	Prograi	
TR	16	Tempo	
INPR	8	Input n	
OUTR	8	Output	

The memory unit has a capa bits. Twelve bits of an instructic an operand. This leaves three bit a bit to specify a direct or indire operand read from memory. The a processing register. The instruinstruction register (IR). The tetemporary data during the proces 12 bits since this is the width (PC) also has 12 bits and it holds from memory after the current (INPR) receives an 8-bit charact (OUTR) holds an 8-bit character

Q.14. Write down different the general register organization

Ans. Refer to Q.13 and Q.1.

Q.15. Define the accumula.

Write the function of accun

Ans. The accumulator is a re the execution of an instruction, and receives the result of most of the arithment and logical operations.

Q.16. Explain program counter. (R.G.P.V., June 2008, Dec. 2011

Write the function of program counter in computer system.
(R.G.P.V., Dec. 2005, May/June 2006, Dec. 2013)

Ans. The program counter keeps track of the address of the instruction which is to be executed next. Therefore, it holds the address of the memory location which contains the next instruction to be fetched from the memory. After an instruction has been fetched, its content is automatically incremented after an instructions are normally executed sequentially. For a jump

n jumps to the memory location recuted next.

(R.G.P.V., June 2008)

igister in computer system.

i, May/June 2006, Dec. 2013)

Idress of the instruction or data assing unit (CPU) transfers the m counter (PC) to the memory it is transmitted to the memory called simply address register.

egister in computer system. 5, May/June 2006, Dec. 2013)

(R.G.P.V., June 2008)

n being executed. This register computers have two instruction t instruction while the execution

ry data register in computer (R.G.P.V., Dec. 2005)

(R.G.P.V., June 2008)

struction code or data received to data bus. The data that are ster until the write operation is CPU to the memory or from the lata register.

BLEMS

Prob.1. The following program is stored in the memory unit of the basic computer. Show the contents of the AC, PC and IR (in hexadecimal), at the end, after each instruction is executed. All numbers listed below are in hexadecimal –

Location	Instruction
010	CLA
011	ADD 016
012	
013	
014	
015	
016	
017	

. 1.6	IJ.

Sar.	30.50	, 4 , 69,
Location	Instruction	Con
010	CLA	
011	ADD 016	437
012	BUN 014	
013	HLT	
014	AND 017	
015	BUN 013	
016	C1A5	
017	93C6	

 $(C1A5)_{16} = 1100 0001 10$ $(93C6)_{16} = 1001 0011 11$ 1000 0001 10

Prob.2. A digital computer 8 bits each. The bus is constru

- (i) How many selecti
- (ii) What size of mult
- (iii) How many multip

Prob.3. A digital computer has a common bus system for 16 registers of 32 bits each. The bus is constructed with multiplexers —

- (i) How many selection inputs are there in each multiplexer?
- (ii) What size of multiplexer is needed?

re in the bus?
(R.G.P.V., Dec. 2011, 2012)

choose one of 16 registers.

t of the registers.

MEMORY TRANSFERS

fer language'. (R.G.P.V., June 2004, 2008)

ibolic notations used to describe s. The term 'register transfer' aits which can perform a stated eration of the same or another from programmers, who apply r transfer language (RTL) is a rganization of digital computers ansfer language is a system for n sequences among the registers uage is believed to be as simple ong to memorize. It can also be igital systems.

nsfer and write down the basic

egister to another is represented operator. The statement

(R.G.P.V., Dec. 2009)

Sol. (i) There are total $2^3 = 8$ registers.

Therefore, 3 selection lines are required to select one of 8 registers.

- (ii) 8 × 1 multiplexer is needed.
- (iii) 8 multiplexers, one for each bit of the registers.


shows a transfer of the content of register R1 into register R2. The above expression designates that the content of R2 is replaced by the content of R1. However, after the transfer, the content of source register R1 does not change.

The statement that specifies a register transfer implies that circuits and it is desired that the transfer may take place only under a predetermined contra condition. This can be denote

where P is a control signal pi convenient to separate the con by specifying a control func which is equal to 1 or 0. In the given below -

 $P: R2 \leftarrow R1$

This indicates that transfe only if P = 1.



(a) Block Diagram

Fig. 1.10 Tran

Fig. 1.10 depicts the block R2. Register R2 has a load in Here, it is assumed that the c clock as the one applied to the

It is shown in timing dia control section by the rising i transition of the clock at time data inputs of R2 are loaded int back to 0; otherwise, the transfe while P remains active. Table transfer notation.

Table 1.2 Basic

Symbol	Description	
Letters (and numerals)	Denotes a register	Examples MAR, R2
Parentheses ()	Denotes a part of register Denotes transfer of information Separates two microoperations	D2(0 E) ====

Here, registers are represented by capital letters, and numerals may follow available from the outputs of the source register to the inputs of the destination the letters. To represent a part of a register by specifying the range of bits or the destination register has a parallel load capability. Usually the letters. To represent a part of a register parentheses are used. register and that the destination register has a parallel load capability. Usually the letters. To represent a part of a register by specific parentheses are used.

The desired that the transfer may take place only under a predetermined control by giving a symbol name to a portion of a register, parentheses are used. for of information and the direction of transfer. A comma

ch are executed at the same of two registers during one sted by the statement as given

- R2

ops, are used to make this

P.V., Dec. 2008, June 2013) le which is equal to 1 or 0. In l as given below -

I be executed by the hardware

P.V., Dec. 2008, June 2013) th three state gates instead of it that shows three states. Two ind 0 as in a conventional gate high impedance state behaves itput is disconnected and does may perform any conventional ne of most commonly used in graphic symbol of a three state

dance if C = 0

Q.24. Draw and explain the implementation of 1-bit register. (R.G.P.V., Dec. 2014)

Ans. The implementation of one bit register is shown in fig. 1.12. The edge triggered D flip-flop is stored the 1-bit data, which is connected to the common bus through tri-state buffers.

 F_{i}


The input D and output and output tri-state buffer recenables the input tri-state buf the D flip-flop in synchroniza AND gate (see fig. 1.12). The Q output of the D flip-flop o state buffer.

The bus contention probuffers are active at a time. The buffer may be in the active s

Q.25. Draw and explu connections between the reg

Ans. The basic compute and eight registers. Paths m register to another and betweet the outputs of the number of wires will be a information in a system will be a system with the fig. 1.13 illustrates the connicomputer to a common bus, connected to the common bus chosen for the bus lines is devariables S₂, S₁ and S₀. The equivalent of the required bina output of IR is 5. The 16-bit of S₁ S₀ = 101 because this is the

bus are connected to the data inputs of the memory and to the inputs of caeregister. During the next clock pulse transition, the particular register whose load (LD) input is enabled receives the data from the bus. If the memory write input is activated then it receives the data from the bus. If the read input is activated and $S_2S_1S_0 = 111$ then the memory places its 16-bit output onto the



cted to a Common Bus

each since they hold a memory to 0's when the contents of AR n AR or PC receive information are transferred into the register. each. The input register (INPR) each and communicate with the ines of the common bus receive gisters. Five registers have three) and LD (load). The increment

operation is obtained by enabling the count input of the counter. Two registers have only a load input.

The input data and output data of the memory are connected to the common bus, however, the memory address is connected to AR. Thus, AR must always be used to specify a memory address. By employing a single register for the

address, we remove the need for an address bus that would have been required otherwise. The content of any register can be specified for the memory data input during a write operation. Likewise, any register can receive the data from memory after a read operation except AC. The 16 inputs of AC come

from an adder and logic circuit to 16-bit inputs come from the data come from the outputs of AC microoperations like shift AC an AC are utilized for arithmetic and add DR to AC. The result of the cout of the operation is sent to flip the input register.

Q.26. Explain the different Explain how these registers are

> Ans. Types of Registers – Connection between the Re Q.27. Why address and data

Ans. The address and data to pins. Since we do not require address and a common bus for address and address first, when the location and with that selected location.

Q.28. Write explanatory not


Explain common bus system

Ans. A typical computer sys to facilitate the transfer of informa a number of internal buses for a registers and ALU. A bus which co system, such as CPUs, IOPs, and

In a shared memory multiprocessor system, the processors request access to common memory or other common resources through the system bus. If no other processor is currently using the bus, the requesting processor may be granted access immediately. However, if another processor is currently utilizing the system bus, the requesting processor must wait. In addition, other processors may request the system bus at the same time. Then, arbitration

must be performed to resolve this multiple contention for the shared sources.

Fig. 1.14 depicts the system bus structure for multiprocessors.



Multiprocessors

100 signal lines. Functionally, and control. Furthermore, there wer to the components. Data ween processors and common a multiple of 8, with 16 and 32 to recognise a memory address at or output ports. The number sible memory capacity in the can access up to 2²⁴ (16 mega) te terminated with three-state g the transfer of data in either com process to memory.

cur in two ways – synchronous nsfer between units, the control he validity of data and address tions to be performed. Typical ry read and write, acknowledge ignals such as bus request and res.

bus system that use multiplex

k registers of n-bits each to produce an n-tine common bus.

(R.G.P.V., Dec. 2008, June 2012)

Or

Draw and explain the bus structure for the data transfer between registers and the common bus. (R.G.P.V., June 2013)

24 Computer Architecture

Ans. A bus system will multiplex k registers of n-bits each to produce a_n n-line common bus. The number of multiplexers needed to construct the bus is equal to n, the number of bits in each register. The size of each multiplexer must be $k \times 1$ since it multiplexes k data lines. For example, a common bus f_{01}

eight registers of 16 bits each req bus. Each multiplexer must have to multiplex one significant bit it





Fig. 1.15 Bt

The construction of a bus: Each register has n bits, numbe k × 1 multiplexers each having k selection lines will be such that

Q.30. Draw a common bus multiplexers.

Ans. A bus structure compo

bit of a register, through which binary information is transferred one at a time. Control signals determine which register is chosen by the bus during each particular register transfer. The multiplexers select the source register whose binary information is placed on the bus. The construction of a bus system for four registers is illustrated in fig. 1.16.



ır Register

of

mbered from 0 to 3. The bus ining four data inputs from 0 1.16, we use labels to show the inputs of the multiplexers the same significant position ts of one multiplexer to form the four 0 bits of the register, r and so on. The two selection nputs of all four multiplexers. egister and transfer them into

Table 1.3 Function Table for Bus

S_I	So	Register Selected
0	0	A
0	1	В
1	0	C
1	1	D

In a similar way, register B is chosen if $S_1S_0 = 01$ and so on. Table 1.3 shows the register which is selected by the bus for each of the four possible binary value of the selection lines.

NUMERICAL PROBLEMS

Prob.4. Represent the following conditional control statement by the register transfer statements w

If (P = 1) then $(R_1 \leftarrow$

Sol.


P: R

P'Q:1

Prob.5. Show the hardw include the logic gates for the binary counter with a count i

$$xyT_0 + T_1 + y'T_2$$

Sol. The hardware implem is shown in fig. 1.17.



Prob.6. Show the block di following register transfer stat

$$yT_2:R_2\leftarrow R_1, I$$

Sol. Fig. 1.18 shows the ble the given register transfer state:




Fig. 1.18


Prob.7. Design a hardware circuit by using common bus architecture to implement the following register transfer languages —

 $P:A_1\leftarrow A_2$

 $Q:A_2\leftarrow A_3$

 $R:A_1 \leftarrow A_1$

architecture to implement



insfer statements for two 4-

content of R2 is added to the asferred to R1 if x = 0. Draw ation of the two statements. 4-bit adder and a quadruple to R1. In the diagram show uputs of the multiplexer and

ove given statements is shown




Fig. 1.20

Prob. 9. Show the hardware implementation for the following statements.

The registers are 4-bit in length.

$$T_0: A \leftarrow R_0, \qquad T_1: A \leftarrow R_1$$

 $T_2: A \leftarrow R_2, \qquad T_1: A \leftarrow R_2$

Sol. The conditions are table -

τ_0	Т1	20.00
0	0	
1	0	3- 3
0	1	e _{ji}
0	0	1
.0	0	


The condition statements a

$$S_1 = T_2 + T_3$$

$$S_0 = T_1 + T_3$$

Load =
$$T_0 + T_1$$

The block diagram showing transfer is shown in fig. 1.21.



ARITHMETIC, LOGIC AND SHIFT MICROOPERATIONS, ARITHMETIC LOGIC SHIFT UNIT

(R.G.P.V., June 2010)

R.GP.V., Dec. 2007, 2011)

2004, 2005, Dec. 2008, 2009, June 2012, 2013)

terformed on the information ined after the operation may ter or may be put into another mples of microoperations. A prooperations increment and the shift right and shift left and hardware organization is

ir function.

performed on the binary

of microoperations.

erations can be specified by rocedure generally involves a enient to adopt an appropriate irs between registers and the associated with the transfers, mation provides an organized sequences in registers and the

microoperations?

our categories -

- (i) Register transfer microoperations transfer binary information from one register to another.
- (ii) Arithmetic microoperations perform arithmetic operations on numeric data stored in registers.

(iii) Logic microoperations perform bit manipulation operations, non-numeric data stored in registers.

(iv) Shift microoperations perform shift operations on data stone in registers.

Q.33. Explain arithmetic

Ans. Addition, subtraction arithmetic microoperations. An

It states that the content register R2 and the sum transfer of this statement needs three re the addition operation. Other table 1.4.

Table 1.4 A

Symbolic	
Designation	
R3 ← R1 + R2	Cont
R3 ← R1 – R2	Cont
$R2 \leftarrow \overline{R2}$	Com
$R2 \leftarrow \overline{R2} + 1$	2's c
$R3 \leftarrow R1 + \overline{R2} + 1$	Rlp
R1 ← R1+1	Incre
$R1 \leftarrow R1-1$	Decn

In general, subtraction is addition, Instead of using the the following statement —

R

R2 denotes the 1's comp 2's complement. Adding the c equivalent to R1-R2. Increment and decrement microoperations are symbolized by plus-one and minus-one operations.

In most computers, the multiplication operation is implemented with sequence of add and shift microoperations, and division is implemented with sequence of subtract and shift microoperations.

Q.34. What do you understand by logic microoperations? Enlist the various logic microoperations.

Ans. Logic microoperations are the microoperations which specify binary operations for strings of bits stored in registers. In these operations, each bit operations for strings of bits stored in registers. In these operations, each bit operations for strings of separately and treated like binary variables. As an the contents of two registers

cuted on the individual bits of = 1. Special symbols are used mplement to distinguish them spress Boolean functions. The teration and the symbol \wedge to lement microoperation is the on top of the symbol which o differentiate between a logic on by using different symbols. It is to be able to distinguish metic plus, from a logic OR icrooperation, it will represent rol or Boolean function, it will statement

 $-R5 \vee R6$

veen two binary variables of a enotes an add microoperation. ool v between registers R5 and

e performed with two binary sible truth tables obtained with . In this table, each of the 16 fone possible Boolean function

ons of Two Variables

												$F_{I\theta}$	F_{II}	F_{12}	F_{13}	F_{I4}	F_{15}
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	. 1	្ប	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	i
1	1	0	1	0	٦ 1	0	1	0	l,	0	-1	0	1	0	1	0	1

The first column of table 1.6 represents these 16 Boolean functions. Shift-right microoperations. As example two variables x and y in algebraic form. The 16 logic microoperations obtained from these functions by replacing variable x by the binary cont. of register A and variable y by the binary content of register B. Bool. functions listed in first colurn of table 1 6 represent a relationship two binary variables x and column denote a relationship and B.

Table 1.6 S

Boolean Function	77
$F_0 = 0$	100
$F_1 = xy$	
$F_2 = xy'$	
$F_3 = x$	
$F_4 = x'y$	
$F_5 = y$	1.0
$F_6 = x \oplus y$	
$F_7 = x + y$	
$F_8 = (x + y)^{\alpha}$	
$F_{\phi} = (x \oplus y)'$	
$F_{10} = y'$	
$F_{11} = x + y'$	
$F_{12} = x'$	
$F_{13} = x' + y$	
$F_{14} = (xy)'$	
$F_{15} = 1$	
	-

Q.35. What are the vari

Write short note on shift

Ans. Shift microoperati contents of a register can be types of shifts -

- (i) Logical shift
- (ii) Circular shift
- (iii) Arithmetic shift.
- (i) Logical Shift A logical shift is one which transfers 0 through the serial input. The symbols shl and shr are used for logical shift-left and

 $R1 \leftarrow sh1 R1$

R2 ← shr R2

hift to the left of the content the content of register R2. nd position through the serial

or rotate operation circulates without loss of information. the shift register to its serial : circular shift left and right, lic notation for the shift

erations

ription

egister R

register R

nift-left register R

nift-right register R

shift-left R

c shift-right R

shift microoperation shifts a ithmetic shift-left multiplies a shift-right divides the number unaltered since the sign of the or divided by 2.

uft microoperations.

(R.G.P.V., Dec. 2017)

Ans. Refer to Q.34 and Q.35.

Q.37. Explain different microoperations with example.

(R.G.P.V., June 2016)

Ans. Refer to Q.33, Q.34 and Q.35.

Q.38. Explain arithmetic logic unit in detail.

microoperations directly, computer systems uses various storage register connected to common ALU. The data of particular registers are kept in inputs of the common ALU marform a microoperation. Then, the

performs an operation and it ALU is a combinational cir from the source registers th can be performed during microoperations are perforn overall ALU.




Fig. 1.22 illustrates one figure, the arithmetic, logic at common selection variables. and B are given to both the a S, are used to select a micr chooses between an arithme

multiplexer, the data are selected with inputs S2 and S3. The other two d3 inputs to the multiplexer are A_{i-1} for shift right operation and A_{i+1} for shift to AR first. left operation. The output carry Ci+1 of a given arithmetic stage must connected to the input carry C of the next stage in sequence. The input carr of the first stage is the input carry C_{in} which provides a selection variable to

Ans. Instead of using the individual registers to perform the arithmetic operations. One stage of ALU unit shown in fig. 1.22 provides rooperations directly, computer systems uses various storage repiseight arithmetic operation, four logic operations and two shift operations.

	Function
-	Transfer A
	Increment A
	Addition
	Add with carry
	Subtract with borrow
	Subtraction
	Decrement A
	Transfer A
	AND
	OR
	XOR
	Complement A
	Shift Right A into F
	Shift left A into F

ration? Explain any four gic unit with its function (R.G.P.V., May 2018)

nicrooperations cannot be

that will perform the above

(R.G.P.V., May/June 2006)

Here, PC cannot provide address to memory. Address must be transferred

 $AR \leftarrow PC$

 $IR \leftarrow M[AR]$

(ii) $AC \leftarrow AC + TR$

Here, add operation must be done with DR. Transfer TR to DR first

 $DR \leftarrow TR$

 $AC \leftarrow AC + DR$

(iii) DR ← DR + A

Here, result of addition
AC its content must be store

AC ← DR, DR

 $AC \leftarrow AC + DF$

AC ← DR, DR


UNIT

IT, FIXED POINT SENTATION, SIGN-MENT AND RANGE

(ALU).

omputer system is the place place during the processing lculations performed and all and instructions, stored in the las and when needed, to the rults generated in the ALU are until needed at a later time, again to storage many times rithmetic and logic operations act, multiply, divide and logic to or greater than.

U is interconnected with the e ALU in registers and the hese registers are temporary onnected by signal paths to alt of an operation. The flag



of the ALU.

Fig. 2.1 ALU I/Ps and O/Ps

Q.2. Write down the functions performed by ALU.

Ans. ALU (arithmetic and logic unit) is the part of the CPU which performs arithmetic and logic operations. Generally, an ALU performs the following

arithmetic and logic operations -

- (i) Addition
- (iii) Multiplication
- (v) Logical AND
- (vii) Logical exclusive-OR
- (ix) Increment (add
- (xi) Left or right shi left or right by one bit)
 - (xii) Clear (the conter

ALU does not perform oth logarithmic, trigonometric and performed by special purpose. Modern microprocessors con (i.e., an on-chip FPU).

O.3. Discuss the design o

Take an example and exp

Ans. Functionally, an A arithmetic unit and the logic un operations such as addition, such usually, the operands involve cases, however, an arithmetic (BCD) numbers and floating-processary electronics to manip




Fig. 2.2 Organization of an Arithmetic Unit

- (ii) Subtraction
- (iv) Division
- (vi) Logical OR
- (viii) Complement (logical NOT

logic unit contains hardware elements that perform typical operations such as Boolean NOT and OR. Here, the design of a simple ALU using typical combinational elements such as gates, multiplexers, and a 4-bit parallel adder is discussed. For this approach, first an arithmetic unit and a logic unit are designed separately, then they are combined to obtain an ALU.

unit as shown in fig. 2.2, is smallel adder. The multiplexer rallel adder. In particular, if he selection input (S_0) also alts –

s shown in fig. 2.3, is designed. output G = X AND Y; otherwise ean operations, other operations 3 Boolean identities –

ned by using additional hardware y the arithmetic and logic units s as shown in fig. 2.4.




Fig. 2.4 Combining the Outputs Generated by the Arithmetic and Logic Units




Fig. 2.3 Organization of a Logic Unit

From this organization it can be seen that when the select line $S_1 = 1$ multiplexers select outputs generated by the logic unit; otherwise, the outputs fixed-point representation system, the user has to keep track of the radix of arithmetic unit are selected. The select line, S₁, is referred to as the mapoint, which can be a tedious job. input since it selects the derived mode of operation. A complete block diagra Q.5. What do you understand by integer representation?




Fig. 2.5 Schematic R The truth table illustrati

	Select Lines					
	Sz	Si				
X	G	. 0				
Хр	1	Ð				
X	0	1				
Χe	1	1.				

Fig. 2.6 Truth Table Cont


Q.4. Discuss fixed poin.

Ans. In the fixed-point represented as integers or fract to as fixed-point numbers be location of the decimal point of assumed to be at the extreme

If the binary or decimal p

then all numbers are positive or negative integers. If the radix point is assume to be at the extreme left, then all numbers are positive or negative fractions.

Consider that you have to multiply 23.15 and 33.45. This will 1 (10010)₂ represents (-13)₁₀ in this representation. represented as 2315 \times 3345. The result will be 7743675. The decimal polynomial



in is straightforward if we are ould be used to represent the

tion in brief.

it negative as well as positive st significant (left-most) bit in ve if the left most bit is 0 and Sign-magnitude representation that uses a sign bit. The right integer in an n bit word. For

limitations. First, addition and signs of the numbers and their peration. Second, there are two sign-magnitude representation

presentation?

- One's complement is specific ich 1 is replaced by 0 and each one's complement of the first of each other. If one of these

numbers is positive then the other number will be negative with the same magnitude and vice versa. For example (01101), represents (+13)10 whereas

This method is widely used for representing signed numbers. In this has to be placed by the user to get the correct result, which is 774.3675. So representation also, MSB is 0 for positive numbers and 1 for negative numbers.

(ii) 2's Complement Representation - Two's complement of a bis number can be calculated by adding 1 to one's complement of the bin number. For example, 2's complement of 0101 is 1011. Since 0101 represent (+5)₁₀, therefore 1011 represents (-5)₁₀ in 2's complement representati

In this representation, if the MSB is 0 the number is positive wherea

MSB is 1 the number is ne that, the 2's complement o

Q.S. What are the diff. what is the best way of rep

Ans. There are various

Integer Representation

Sign-magnitude Repr

1's and 2's Complem

The best way of represe notation is not very simple single notation for zero, wh to test for a 0 result. Also, i arithmetic addition operation

Hence, 2's complemen numbers inside a computer.

Q.9. What is the differen of a number and the two's ca

Ans. 2's complement ca and the first 1 unchanged an other higher significant bits. is obtained by leaving the tw replacing I's by 0's and 0's signed-2's complement repres of the positive number, includ

Q.10. Explain 2's comple

Ans. The addition of 2's complement of a number is equivalent to b (m.G.F.V., June 201 (+113)10. subtraction of the number. Suppose, we want to subtract 0010 (2 decimal from 0101 (5 decimal). If the 2's complement of 0010 is added to 0101, sum will be 0011 (3 decimal). It is equal to 0101 (5 decimal) - 0010 (2 decimal)

. . Connert hexadecimal number (F3)16 into decimal number. (R.G.P.V., June 2014)

 5°

with the indicated bases to

(R.G.P.V., June 2015)

$$1 \times 3^2 + 2 \times 3^1 + 1 \times 3^0$$

 $1 = (151)_{10}$ Ans.
 $1 \times 5^1 + 0 \times 5^0$
 $-5 + 0$

Ans.

ng 2's complement notations eir values in decimal numbers.

(R.GP.V., Dec. 2017)

ve. Since 01110000 represents 000 is 10010000 representing

ve. Since 11001111 represents 111 is 00110001 representing

ve. Since 10001111 represents 111 is 01110001 representing

(iv) 01010101

If the LSB bit is 0, then number is positive. Since 01010101 represents (+85)10, therefore 2's complement of 01010101 is 10101011 representing $(-85)_{10}$.

INTEGER ARITHMETIC - NEGATION, ADDITION AND SUBTRACTION, MULTIPLICATION, DIVISION

O.11. Define arithmetic p.

Ans. In a processor unit, th called arithmetic processor. T registers during the execution (definition of the instruction. A decimal data, and in both case, form. Integers or fractions m Negative numbers may be repr complement representation. If included, then arithmetic proce arithmetic operations for binar point representation, it would b

Q.12. How do you perfort

Ans. The negation of an int and carried out by inverting th complement can be carried out

- (i) Take the comple sign bit.
 - (ii) Treating the resu

Q.13. Give the flowchart fo complement data. Explain the

Ans. The addition of two ni of adding the numbers with the discarded. In subtraction, first ta add it to the minuend. When tw sum occupies n + 1 digits, an ov The overflow can be detected the last two carries out of the ad

The hardware implementa in fig. 2.7. The leftmost bits in represent the sign bits of the 1 two sign bits are added or subtracted together with the other bits in the complementer and parallel adder. If there is an overflow, then Fig. 2.7 Hardware for Signet overflow flip-flop V is set to 1 and output carry 2's Complement Addition and

Fig. 2.8 shows the flowchart for the algorithm of adding and subtracting two binary numbers in signed-2's complement representation. The sum is obtained by adding the AC and BR registers. If the exclusive-OR of the last The state of the s ment of BR. An overflow vo numbers added could

> \dd nd in AC nd in BR - AC + BR Overflow End

nd Subtracting Numbers sentation

ind subtraction for fixed .GP.V., Dec. 2004, 2006)

addition and subtraction '., Dec. 2007, June 2013)


addition and subtraction of resentation with subtraction ow one stage of the adder-(R.GP.V., June 2008)

n and subtraction of two intation. Indicate how an (R.G.P.V., Dec. 2008)

magnitude data. Also draw the flowchart.

(R.G.P.V., June 2011)

Draw flowchart to explain how addition and subtraction of two fixed point numbers can be done. Also draw a circuit using full address for the (R.G.P.V., Dec. 2013) same.



Subtraction

Ans. The signed-magnitude numbers are familiar because they are in everyday arithmetic calculations. If we add or subtract two numbers A the numbers, and As and Bs be the two flip-flops that hold the corresponding in everyday arithmetic calculations. If we add or subtract two numbers A the numbers, and As and Bs be the two flip-flops that hold the corresponding Bs, then we find that there are eight different conditions to consider, depend signs. The result of the operation may be transferred to a third register. A upon the sign of numbers, and the operation performed. These conditions saving is obtained if the result is transferred into A and As. So, A and As form listed in first column of table 2.1.

Table 2.1 Addition and Subt

Operation	Add Magnitudes	и
(+A) + (+B)	+(A + B)	
(+A) + (-B)		, K
(-A) + (+B)	kudiji garin.	0-1-
(-A) + (-B)	+(A+B)	
(+A) - (+B)	A STATE OF S	i ji
(+A) - (-B)	+(A+B)	
(-A) - (+B)	-(A+B)	
(-A) - (-B)	di nerigini Nasa dalah dan sasar	

The algorithms for addition, stated as follows -


Addition Algorithm — When two magnitudes and attach the s different, then first compare ma from the larger, choose the sign of complement of the sign of A if A from A and make the sign of the

Subtraction Algorithm – W the two magnitudes and attach the B are identical, compare the magn the larger. Choose the sign of the a larger magnitude than other. If from A and make the sign of the r

The two algorithms are similar except for the sign comparison. The procedure to be used for identical signs in the addition algorithm is the same as for different signs in the subtraction algorithm and vice versa.

Hardware Implementation – It is necessary for implementing the two arithmetic operations with hardware that the two numbers, be stored in registers. Now, let A and B be the two registers that hold the magnitudes of

are for implementing the gisters A and B and sign to the 2's complement of here it can be checked to



re for Signed Magnitude and Subtraction

arry of the adder. When M = 1 in input carry is 0, and the 1 M = 1, the 1's complement, and output $S = A + \overline{B} + 1$. Omplement of B = A - B).

e flowchart for the hardware I by an exclusive-OR gate. If ent; if it is 0, the signs are s dictate that the magnitudes tate the magnitudes be added. ne magnitudes, where EA is a ry in E constitutes an overflow

flop).

If the signs are different for an *add* operation or identical for *subtract* operation, the two magnitudes are subtracted. The magnitudes are subtracted by adding A to the 2's complement of B. No overflow will take place if AVF is cleared to 0. A 1 in E indicates that $A \ge B$ and the number in A is the correct

result. Sign A, must be made positive to avoid a negative zero, if the result zero. A 0 in E indicates that A < B. In this case, it is necessary to take the terr signs are in Q_s and B_s , respectively. complement of the value in A. This operation can be done with microoperate he signs are compared, to the sign of product, complement of the value in A. This operation can be done with microoperate he signs are compared to the sign of product, complement is obtained from these two microoperate re set to correspond to the sign of product, $A \leftarrow \overline{A} + 1$. The 2's complement is obtained from these two microoners: Langth product will be stored

When A < B, the sign of the resu Then, it is necessary to comple result is obtained in register A ar overflow indication. The final v





Fig. 2.10 Flowchart for

Q.15. Explain sign-magni their range for eight bit registe

Ans. Refer to Q.6, Q.7 and Q.14.

Q.16. Explain hardware algorithm for multiplication.

shown in fig. 2.11. Initially, the multiplier is in Q and multiplicand in B, and same sign, the sign of product is positive, else it is negative.



Multiply Operation

Multiplicand in B

1 Flowchart of Multiply Operation

ed-point binary numbers and give the hardware

ers in signed-magnitude is e shift and add operations.

plicand iplier

duct 101010110

In the example, if the multiplier bit is a 1, the multiplicand is copied down, otherwise zeros are copied down. The numbers copied down in successive (R.G.P.V., June 2003) lines are shifted one position to the left from previous number. At last, numbers Ans. Algorithm for multiplication of two fixed-point binary numbers is are added and their sum forms the product. If both the numbers have the

In the above process of multiplication, some changes are made In the above process that implementing with a digital computer. First, instead of providing region implementing with a digital computer. First, instead of providing region implementing with a digital computer. multiplier. It is convenient to provide an adder for the summation is in the multiplier require no addition but just shifting, and a string of 1's in binary numbers and successively accumulate the partial products. It is convenient to provide an adder for the summation is in the multiplier require no addition but just shifting, and a string of 1's in binary numbers and successively accumulate the partial products.

Second, instead of shifting t shifted to the right, which se required relative positions. T is 0, there is no need to add al its values.

Fig. 2.12 H.

Fig. 2.12 shows the hard multiplier is stored in Q regis initially set to a number eq counter is decremented by content of the counter reache the multiplicand and Q cont product which is moved to shifted to the right. This shi least significant bit of A is sl bit from E is shifted into the 1 E. After the shift, one bit of multiplier bits one position to

Q.18. Explain Booth's numbers. Illustrates the sun of your choice.

" June 2007, Dec. 40 Describe in detail Booth's multiplication algorithm and its hardwo implementation.

Explain Booth's algorithm with in theoretical basis. (R.GP.V., Dec. 201

Ans. Booth algorithm provides a method for multiplying binary integers store and add simultaneously as many binary numbers as there are bits signed 2's complement representation. It operates on the fact that strings of multiplier. It is convenient to provide an adder for the summer bits signed 2's complement representation but just shifting, and a string of 1's in multiplier from bit weight 2^k to weight 2^m can be treated as $2^{k+1}-2^m$

cala multiplier bits and shifting of be added to the partial naltered according to

n the multiplier bit is

partial product upon 's in the multiplier. duct upon encountering g of 0's in the multiplier. tive multipliers in 2's multiplier ends with a tion of the appropriate

m requires the register


(SC)



ion Algorithm

thm for multiplication of appended bit Qn + 1 are in the multiplier (n). The ed and if they are equal to in encountered. If the two he string of 1's has been

encountered. First case requires the addition of the multiplicand to the partial product in AC and the latter requires a subtraction of the multiplicand from the partial product in AC. When two bits are equal the partial product does not (R.GP.V., June 2011 change. Since the addition and subtraction of the multiplicand follow each other, overflow cannot occur. The next step is to shift right the partial product






Fig. 2.14 Flowel

and the multiplier. This is shifts AC and QR to the rig decremented and loop is rep of Booth algorithm for $n = \frac{x(-13)}{x} = +117$.

$Q_{n}Q_{n+1} \overline{B}$	BI R	٦		[
1 0	li S	-	7.	•	
1 1	a: a: A:	1			
0 1 0	ashr ashr Subtract BR	11100 11110 01001	10110 01011	0	010 001
	ashr	90111 90011	10101		000


Fig. 2.15

Q.19. Draw and explain 2-bit by 2-bit array multiplier.

(R.G.P.V., June 2011)

Ans. Checking the bits of the multiplier one at a time and forming partial and shift microoperations. The

l at once. This is a fast s the time only for the multiplication array.



ltiplier


ers as shown in fig. 2.16. its are y_1 and y_0 , and the sy multiplying y_0 by x_1x_0 . duces a 1 if both y_0 and x_0 an AND operation, thus it rtial product is formed by y multiplying y_1 , by $x_1 x_0$ partial products are added there are more bits in the adders to produce the sum. It does not go through an AND gate.

ore bits can be constructed.

A Dit of multiplier is ANDed with all bit of multiplicand in as many levels as there are bits in the multiplier. Output in each level of AND gates is added in parallel with the partial product of the previous level to form a new partial product. At the last level AND gates produce the product. For j multiplier bits and k multiplicand bits, we require $j \times k$ AND gates and (j-1) k-bit address to produce the product of j + k bits.


(R.G.P.V., $J_{u_{n_e}}$) bits of the dividend stored in A. If $A \ge B$, then divide overflow flip-flop Q.20. Design an array multiplier that multiplies two 4-bit nun DVF is set and the operation is terminated prematurely. If A < B, no divide Use AND gates and binary adders. Draw and explain the circuit diagram of 4-bit by 3-bit array multiverflow occurs so the value of dividend is restored by adding B to A.

Ans. We consider a mult four bits with a number of th b₃b₂b₁b₀ and the multiplier b gates and two 4-bit adders shows the logic diagram of th



Draw and explain the fle

Ans. Fig. 2.18 shows the florequare of divide algorithm. Initially, the divis is in B and dividend in A and Q. The sign of result is transferred into Q_s to part of quotient. SC is set with the constant which is the number of bits in 10 quotient. Since an operand must be stored with its sign, one bit of the wo will be occupied by the sign and the magnitude will consist of n-1 bits. divide overflow condition is tested by subtracting the divisor in B from half



Operation

fting the dividend in AQ to e shifted bit into E is 1, we owed by n-1 bits while B ted from EA and 1 inserted A is missing the high-order his value, the 2's complement

of B results in

$$(EA - 2^{n-1}) + (2^{n-1} - B) = EA - B$$

If we want E to remain a 1, then the carry from this addition is not transferred to E. If the shift-left operation inserts a 0 into E, the divisor is

Divide Overflow - When the dividend is twice as long as the divisor, the subtracted by adding $A \subseteq B$; therefore Q_n is set to 1. If E ondition for overflow can be stated as follows $A \subseteq B$; therefore Q_n is set to 1. If E ondition for overflow can be stated as follows $A \subseteq B$; therefore $A \subseteq B$ and the original number is restored by adding $B \subseteq B$. indicates that A < B and the original number is restored by adding B to A, because if the high-order half bits of the dividend constitute a number greater latter case, we leave a 0 in Q_n . This process is repeated again with latter case, we leave a 0 in Q_n. This process is repeated again with registran or equal to the divisor. Another problem associated with division is the holding the partial remainder. holding the partial remainder. ro. Overflow condition in register Q and the remains a divide-overflow flip-

Quotient sign is in Q, a original sign of the dividend.

Q.22. Explain the necess of two fixed point binary nu show the divide overflow con

Explain the algorithm divide overflow?

Ans. Hardware - The h is identical to that required f shown in fig. 2.12. Register I Q_n and the previous value of E the division process. The di length dividend is stored in re and the divisor is subtracted by about the relative magnitude quotient bit 1 is inserted into to repeat the process. If E = remains a 0. The value of Bi to its previous value. The part is repeated again until all five partial remainder is shifted le shifts, the quotient is in Q an




Fig. 2.19 Example of Binary Division with Digital Hardware Flowchart for Division Algorithm - Refer to Q.21.



Q and SC during the 111 (multiplicand) and

ation.

\overline{A}	Q	SC
000	10101	101
111		inge The State of
111		
1111	11010	100
0111	11101	011
1111		
0110		
0011	01110	010
1001	10111	001
1111		
1000		
0100	01011	000

g Booth's multiplication.

soi. The step-by-step multiplication prothe given numbers is shown in table 2.3. Here,

 $BR = 11001 (-7) \{2's complement\}$

 $\overline{BR} + 1 = 00111$

OR = 00011

Table 2.3

Table 2.4 Multiplication of (-6) * (4) with Booth Algorithm

					Direct .	Tal	de 2.4 Multiplication	101(-0)	-	22.2	20
Qn	Q_{n+1}	BR = 11001	AC	QR	Q_{n+1}		BR = 11010	AC	QR	Q_{n+1}	SC
\Qn	4111	$\overline{BR} + 1 = 00111$	00000	00011	0	21 211		00000	00100	0	101
		Initia**-	i channi	TRRITI	1 0		Initial	00000	1 1 1 1 1 1 1 1 1 1	0	100
A Shop S	0	Subtrac							•	0	011
		ash									010
	,	ash									010
0		Add						0	4 Y		
U							•	w.	N	100	001
		ash								0	000
										U	1 000
0	0	ash									
0	0	ash							-		e ucina I

Prob.6. Draw the req multiplication using Booths (-6) and 4.

Sol. The required register Booth algorithm is given belo

> **BR** Register Complementer and Parallel Adder

> > AC Register

2.4.

Here,

Multiplication of (-6) and ..., and Boom algorithm is given in tab

BR = 11010 (-6) {in 2's complement} $\overline{BR} + 1 = 00110$

QR = 00100 (+4)

n process using Booth are multiplied. Assume

. (R.G.P.V., June 2009) sing Booth algorithm for

 $(11)_2$

+ 195

ashr ashr

Add BR

ashr

0

	QR	Q_{n+1}	SC	
	01101	0	101	
	10110	1	100	
	11011	0	011	100
11010 11101	01101	1	010 001	
01111 01100	180		000	- Description of the last of t
+ 195	00011	0	000	-

SC

101

 Q_{n+1}

0

(ii)
$$(+15) \times (-13) = -195 = (1100111101)2$$
's complement
BR = 01111 (+15)
OR = 10011 (-13)

Table 2.6

				Table 2.6		Qn Zn+:	Initially	00000	11010 01101	0	100
· ·	Q_n	Q_{n+1}	$BR = 01111$ $\overline{BR} + 1 = 1$				ashr	00000	01101		
1			Initial					•	0	1	011
-	ı	0	Subtract BF				_				
			ashr					7	ii	0	010
-	1	1	ashr				W (
	0	1	Add BR						01	1	001
	7 (\sim 1		10	1	000
-	0	0	ashr ashr				()	-	us	sing Boo	th met

Prob.8. Explain Booth's step multiplication process usi (+15) and (-13) in binary.

Sol. Booth's Multiplication

Subtract BR

ashr

Also refer to Prob.7 (ii).

Prob.9. Explain Booth's table for register contents used multiplier = - 6 and multiplica

Sol. Booth's Algorithm -

Now, multiplication of 5 * table 2.7. It shows the step-by-s the multiplier in QR is negative 10-bit product appears in AC and is the original sign bit of the mult

Here,

$$BR = 00101 (+5)$$
 $\overline{BR} + 1 = 11011 (-5)$
 $QR = 11010 (-6) \{2's \text{ complement}\}$

ethod. (R.G.P.V., May 2018) er to Q.18.

how how to perform the (R.G.P.V., June 2017) ollowing here -

-16 into 18 + (-16). nent

Table 2.7 Multiplication of 5 * (-6) with Booth Algorithm

AC

QR

BR = 00101

 $\overline{BR} + 1 = 11011$


FLOATING-POINT REPRESENTATION, FLOATING-POIN ARITHMETIC

Q.23. Explain floating point representation with example.

Ans. With a fixed-point n and negative integers centere this format allows the represe well. But this approach has represented, nor can very sma in a division could be lost. I limitation. Thus 456,000,000 fraction 0.000000000456 car we only slide the decimal poi 10 to keep tracking of that deci have a facility for specifying the floating-point number is point numbers which are spe

A floating-point numbe significand (also called mant a number obtained from mul thus -

The base B is implicit at numbers. Fig. 2.21 shows a t of representing a binary floa



(b) Examples

Fig. 2.21 32-bit Floating-point Format Computers with shorter word length use two or more words to repres arithmetic. a floating-point number.

Q.24. What is the parity-bit and why we use it? (R.G.P.V., Dec. 2015)

Ans. An additional bit called a parity bit is added to each data word. The litional bit is so chosen that the weight of the code word so formed is either (even parity) or odd (odd parity). When a single error or an odd number the parity of the code word changes.

and and violation of the de word.

o we do normalization

said to be normalized. palized numbers because are many unnormalized

most significant digit of ition of the radix point is lized only if its leftmost 110 in binary form is not the number two positions 011000, the number can $\operatorname{sugh} 4(2^2)$. The exponent or floating-point number. le the maximum posssible does not have a nonzero Il 0's in the mantissa and

ific computations because computations. Although, s are more difficult than heir execution takes longer

oint arithmetic? Explain.

point numbers are more eir execution takes longer

and requires more complex hardware. In addition or subtraction, it is necessary to ensure that both operands have the same exponent value. Thus, an alignment of the radix points is required before adding or subtracting the mantissas. Table 2.8 summarizes the basic operations for floating-point

same sign may result in a ca fixed by realignment.

eting-point Arithmetic Operations

Table 2.8 Float	ing-point Arithmetic Operations
Floating-point Numbers	Arithmetic Operations
$X = X_s \times B^{X_E}$	$X + Y = \left(X_s \times B^{X_E - Y_E} + Y_s\right) \times B^{Y_E}$
$Y = Y_s \times B^{Y_E}$	
nga wasan dika esika kanan da kanan da Kanan da kanan da ka	
Examples – $X = 0$.	<u>.</u>
$\mathbf{Y} = 0.$	
X+Y=(0	
X - Y = (0	
$\mathbf{X} \times \mathbf{Y} = \{0$)
X + Y = (0)
Considering the sum of	3
+	·,
In above example, it is r	
nantissas can be added. We	
eft or shift the second number	
stored in registers, shifting to Shifting to the right causes a lo	
n error while the second me	
nethod is preferable. Multipl	
Problems arised as the	
(i) Significand Using the fight end required.	
(ii) Significand O	

(iii) Exponent Overflow - A positive exponent exceeds the maxim

(iv) Exponent Underflow - A negative exponent means it is less

possible exponent value. In some system, this may be designated as $+\infty$ of

the minimum possible exponent value. This means that the number is

small to be represented and it may be reported as 0.

Q.27. Explain in short with the help of flowchart, how the addition and traction is carried out of floating-point numbers. (R.GP.V., June 2004)

Draw and explain flowchart for addition and subtraction of floating-

idition and subtraction in the mantissas malize the result. addition or subtraction risters that will be used pt for a sign change, so end, if it is a subtract reported as result.




Fig. 2.22 Addition and Subtraction of Floating-point Numbers

Next phase is to manipulate the numbers so that the two exponents Next phase is to manipulate of the left Recause either number to the left Recause either equal. Alignment may be active to the left. Because either operation right or shifting the larger number to the left. Because either operation. result in the loss of digits, it is the smaller number that is shifted; any d result in the loss of digits, it is achieved small significance. Alignment is achieved that are lost are therefore of relatively small significance.


by shifting the magnitude port the exponent until the two ex zero for the significand, then

Next the two significand signs. It signs differ, the result n overflow by I digit. If so, the exponent is incremented. The could be reported and the ope Normalization consists of shift a decrement of exponent and the result may be rounded of

0.28. Explain the multi, point numbers with their res

Ans. Multiplication and simpler than addition and sub

Floating-point Multipli floating-point numbers is sho



Multiply Significands Normalize Round Return

Fig. 2.23 Floating-point Multiplication ($Z \leftarrow X \times Y$)

The multiplication algorithm can be subdivided into four parts -

- (i) Check for zeros
- (ii) Add the exponents
- (iii) Multiply the mantissas
- (iv) Normalize the product.

of the sither operand is 0, 0 is reported as the result. The next step form, the exponent sum nust be subtracted from 1 exponent overflow or rithm.

er range, the next step is formed in the same way ing with a sign magnitude 3th of the multiplier and the product is calculated,

division is depicted in




Fig. 2.24 Floating-point Division $(Z \leftarrow X/Y)$

The algorithm is subdivided into five parts -

- (i) Check for zeros. (ii) Initialize registers and evaluate the sign.
- (iii) Align the dividend. (iv) Subtract the exponents.
- (v) Divide the mantissas.

Again, the first step is testing for 0. If the divisor is zero, an error re Again, the first step is testing. A dividend of 0, results in 0. In second step, the divisor exponent is subtracted from the dividend expon This removes the bias which must be added back in. After that tests are to for exponent underflow or overflow. The magnitudes of the mantises divided as in fixed-point case.

Q.29. How is multiplicati Explain using flow chart.

Ans. Refer to Q.28.

Prob.12. Represent the nu number with 24 bits. The norma exponent has 8 bits.

Sol. The binary equivalent o

2	46	0
2	23	1
2	11	1
2	5	I
2	2	0
2	1	1
	×	737°.

46 = 1011 $.5 \times 2 = 1$ $(46.5)_{10} = (1\ 0\ 1$

The normalized fractions m bits, then floating-point binary n

i.e.,

Sign 0101110100 16-bit mant

HARDWIRED, MICRO CONTROL MEMORY, MICROPROGRAM SEQUENCE CONTROL UNIT,

Q.30. What is meant by hardwired control?

Ans. When the control signals are generated by hardware using convention diagram in fig. 2.26. logic design techniques, the control unit is said to be hardwired.

Q.31. Explain the hardwired control unit in detail. (R.G.P.V., Dec. 2011)

Write short note on hardwired control unit. (R.G.P.V., Dec. 2005, 2012)

Landwined control unit. (R.G.P.V., Dec. 2015)

rol unit. R.G.P.V., Dec. 2017) by hardware using said to be hardwired. g. 2.25. This control a clock signal, CLK. ed by the following

status flags. g the state of various ed to it.

tion

of the control unit, we

will start by giving a simplified view of the hardware involved. The decoderencoder block in fig. 2.25 is a combinational circuit which produces the (R.G.P.V., Dec. 201 the doc. " required control outputs, depending on the state of all its inputs. By separating the decoding and encoding functions, we obtain the more detailed block




Fig. 2.28 shows how the End signal can be used to start a new instruction steh cycle by resetting the control step counter to its starting value.




Fig. 2.26 Separation o

The step decoder provide in the control sequence. Like the instruction decoder has a s machine instruction. It means the loaded in the IR, one of the a INS_m is set to 1, and all other

All input signals to the e 2.26 should be combined to ge control signals Y_{in}, PC_{out}, A Structure of the encoder is circuit shown in fig. 2.27, that i function—

$$Z_{in} = T_1 + T_6.ADD + T_6$$

It means that the control turned on during time slot T instruction, and so on. This pa

the control sequences. The term T_1 is common to all instructions, because takes place during the fetch phase. Likewise, the End control signal, fig. 2 is given below is generated from the logic function –

End =
$$T_7$$
.ADD + T_6 .BR + $(T_6.N + T_4.\overline{N})$.BRN +

Signal
ned control unit with
R.G.P.V., Dec. 2008)

plain the working of R.G.P.V., June 2009)

e organization of a (R.G.P.V., Dec. 2011)

of unit block diagram. (R.G.P.V., Dec. 2012) ammed control unit is

Reset

4 18. 2.27 DIOCK Diagram of Microprogrammed Control Unit

A summary of the use of various components included in this organization given below –

(i) Control Memory Buffer Register (CMBR) - Control memory buffer register functions the same as the memory buffer register of the main

memory. Basically, it is a latch, and serves as a buffer for the microinstruction of the microinstruct memory. Basically, it is a lateral memory. Typically, each microinstruction will retrieved from the control memory. Typically, each microinstruction will three distinct fields.

Control Function Branch Address Condition Select

Q.35. Explain various branching techniques used in microprogrammed Ans. A variety of approaches have been taken for dealing with conditional

The condition select field case the selected condition is t the output of the multiplexer microprogram counter (MPC), with the address specified in the If the selected external condi point to the next microinstruct conditional branching. The co hold the control information is

(ii) Microprogram (MPC) holds the address of the it is loaded from an external microprogram to be executed. is incremented after each instru to the control memory buffe encountered, then the microp contents of the branch address control memory buffer registr

(iii) External Cond. the external conditions accord of the microinstruction. So, th encoded form. Any encoding small control memory; thus,

Q.33. What do you unde. the block diagram of microp

Ans. Refer to Q.38 and (

uffers a penalty for a) instructions to fetch proach is to replicate fetch both instructions. vith this approach ention delays for access

nter the pipeline before tion needs an additional

conditional branch is dition to the instruction he branch instruction is y been prefetched. ery-high-speed memory ne and containing the n

ranch is to be taken, the

thin the buffer. If so, the

es can be used to predict mon are the following -

depend on the execution struction. The latter two ition history.

ese either always assume

Q.34. Discuss in brief microprogram control unit and hardwired command the orange will not be taken and continue to the instructions in sequence, (R.G.P.V., June 2005, Nor they always assume that the branch will be taken and always fetch from the unit. branch target.

Explain hardwired, microprogrammed control unit.

Ans. Refer to Q.32 and Q.31.

The final static approach makes the decision based on the opcode of the (R.G.P.V., June 2 branch instruction. The processor assumes that the branch will be taken for certain branch opcodes and not for others.

Dynamic branch strategies attempt to improve the accuracy of predictions of predictions in a program equence of microoperation. The main advantage of microprogrammed control by recording the history of conditional branch instructions in a program equence of microoperation. The main advantage of microprogrammed control by recording the history of conditional branch instructions in a program, the fact that once the hardwired configuration is established, there should example, one or more bits can be associated with each conditional branch instruction. These bits in need for further hardware or wiring changes.

In the fact that once the hardwired Control Associated with a Control instruction that reflect the recent history of the instruction. These bits is it Possible to have a Hardwired Control Associated with a Control instruction that reflect the recent history of the instruction. Is it Possible to have a Hardwired Control Associated with a Control referred to as a taken/not taken switch that directs the processor to

Hardwired control, by definition, does not contain a control memory. particular decision the next tirr

(v) Delayed Branch by automatically rearranging i instructions occur later than ac

Q.36. Explain the different programmed control. Is it pos with a control memory? Writ (R.G.

Differentiate between har control unit.

Compare hardwired and relative merits and demerits.

Hardwired control unit is Justify this statement.

Differentiate hardwired a merits and demerits of each a

Ans. Difference between Control - There are two majo

(i) Hardwired control Hardwired control unit is fa the use of combinational circuit is more advantageous as comp organization, the control logic and other digital circuits. It h produce a fast mode of operati

Mostly computer based on ____ reduced instruction set computer (RF architecture concept use hardwired control, as the name implies, requi changes in the wiring among the various components, if the design has to

a control memory. The control memory is programmed to initiate the requi

grammed Control nicroprogramming to of the control unit. mplement. 1 complex logic for nstruction cycle. f a microprogrammed

amed Control ogrammed unit that it aparable technology. ique for implementing implementation. iction format, typically

er detail.

a computer? What is d disadvantages?

(R.G.P.V., Dec. 2010)

The control unit is used ata items to the selected ility of a control unit is erating a set of signals chronization establishes

36.

ogrammed control unit? (R.GP.V., Dec. 2014)

Ans. Microprogramming is a method of control unit design in which the control signal selection and sequencing information is stored in a ROM or RAM called a control memory. The control signals to be activated at any time In the microprogrammed organization, the control information is stored much the same way an instruction is fetched from main memory. In addition,

than their hardwired counte hardware cost owing to the also a performance penal microinstructions from contri the use of microprogrammi where chip area and circuit d continues to be used in such

A control unit whose b called a microprogrammed c

Q.39. Draw the functi computer.

Ans. Fig. 2.30 shows th consists of two decoders - a gates. An instruction read f (IR). The instruction register - the I bit, the operation code




Fig. 2.30 Functional Block Diagram of Control Unit

each microinstruction explicitly or implicitly specifies the next microinstruction explicitly or implicitly specifies the next microinstruction for microoped decoder are represented by the symbols D₀ through D₇. The subscripted to be used, thereby providing the necessary information for microoped decoder are represented by the symbols D₀ through D₇. The subscripted to be used, thereby providing the necessary information for microoped decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation decimal number is equivalent to the binary value of the corresponding operation

or cleared synchronously. ide the sequence of timing ie counter is cleared to 0,

V., Dec. 2012, May 2018)

8, Dec. 2008, June 2011)

is referred to as a control in of the complete operation operations to be performed of these cycles.

(R.G.P.V., Dec. 2007) ent microinstruction while mory. The data register is

ster. (R.G.P.V., June 2011) pecifies the address of the Is the microinstruction read trol word that specifies one

c. 2008, 2009, June 2012)

V., Dec. 2007, June 2011) vithin it a microinstruction. poperations for the system.

Q.44. Describe a typical microinstruction format. What are the considerations (R.GP.V., June 2002) in the design of a microinstruction format?

Write short note on microinstruction format.

(R.GP.V., Dec. 2006, June 2008)

diagram.

What is microinstruction format? Explain different field (R.GP.V., June 2) microinstruction.

Explain in detail various fields of microinstruction for

Table 2.9 Binary Code and Symbols for Microinstruction Fields

FI	Microoperation	Symbol
100	None	NOP

FI	Microoperation	Symbol
000	None	NOP
	$\Delta C + DR$	ADD

CLRAC INCAC -AC+1- DR DRTAC -DR(0-10)DRTAR **PCTAR** - PC WRITE $[]\leftarrow DR$

Symbol	Comments
II	Unconditional
0	branch
Section 1	Indirect
1	address bit
n elitabl	Sign bit of
S	AC
	Zero value
\mathbf{z}	in AC

a freezio distributa
1.22 123 144 144 18 14
n = 0 -1 if condition = I
n = 0 ubroutine)
$CAR(0,1,6) \leftarrow 0$

parts - the three fields F1, computer; the CD field choos the type of branch to be used The address field is seven $128 = 2^7$ words.

Ans. Fig. 2.31 shows th

memory. The 20 bits of the m

3	3	1900
Fi	F2	

F1, F2, F3 : Microoper CD : Condition for Br BR : Branch Field AD : Address Field

Fig. 2.31 Mi

Microoperations are subd each field, encoded three bits sp are listed in table 2.9. This microinstruction only three mi field. If less than three microof the binary code 000 for no ope

Each microoperation is de transfer type microoperations designate the source register, th letters designate the destination

The CD field consists of tw bit conditions which are listed i

that a reference to CD = 00 will aways und the condition to be true. When is used in conjunction with the BR field, it provides an unconditional branching operation. The BR field consists of two bits. It is used in conjunction with address field AD to choose the address of the next microinstruction as show

Y.43. Define microprogram.

(R.G.P.V., June 2004, Dec. 2008, 2009, June 2012, 2016) Or

Explain the term microprogram. (R.G.P.V., Dec. 2007, June 2011) Ans. A sequence of microinstructions constitutes a microprogram.

Q.46. Define microcode.

ocode. (R.GP.V., June 2004, Dec. 2008, 2009, June 2004, Draw and eneration.

Draw and explain the microprogrammed control unit with next address (R.GP.V., June 2013)

Explain the term microcode.

(R.G.P.V., Dec. 2)

with a brief note on microprogram sequencer. (R.G.P.V., June 2014)

Ans. It is same as micro

Q.47. Define the term mi

Explain the term sequer

Ans. The next address t sequencer, as it determines memory. The address of the n ways, depending on the sequ sequencer are incrementing t the control address register an external address, or loading

Q.48. Define the term m

Ans. Microinstruction s the control memory.

Q.49. What are the me sequencing?


Ans. There are two conc sequencing technique - the generation time. The first co memory decreases the cost (desire to execute microinstra

Q.50. What is the purp internal structure and work

A microprogram sequel the block diagram of the s operations which are requ subroutine micro instructions.

program sequencer.

selection part of the oprogram sequencer is nicroinstruction may be icer decides the specific egister. The selection of formation bits that the



icer for a Control Memory

coprogram sequencer. The w the interaction between s circuit, two multiplexers from one of four sources

(R.G.P.V., June 200 and routes it into a control address register (CAR). The second multiplexer ests the value of a chosen status bit and the result of the test is applied to an With a neat block diagram, explain the working principle of microput logic circuit. The output from control address register (CAR) provides gram sequencer. (R.GP.V., June 2009, Dec. 2010, 201 he address for the control memory. The content of control address register (CAR) is incremented and given to one of the multiplexer inputs and the subroutine register (SBR). Other three inputs to multiplexer number 1 subroutine register (SBR). Out the first successful source which with the help of the present microinstruction, from the out of the present microinstruction and the out of the out of the present microinstruction and the out of the o subroutine register (SBR), and from an external source which man instruction. The diagram shows a single subroutine register, but a h sequencer will have a register stock about four to eight levels a

manner, a number of subroutit with a stack pointer, a push a address during the call and re

The condition (CD) field bits in the second multiplexer variable is equal to 1; otherwi two bits from the branch (BI particular sequencer, the input are available in the unit. The branch or jump, call and ret push or pop the stack, and oth can provide upto eight addre

In the input logic circui and three outputs So. S1 and addresses for control address in subroutine register (SBR). decide the path in the multip

Table 2.10 Input Logic

ſ	В	R		1
L	Fi	eld	10	I_1
	0	0		0
1	0	0		0
1	0	1	3	0
1	0	1		0
	1	0		1
L	1	_1		1

Table 2.10 shows the tr

determined from the stated function and the path in the multiplexer whistructure, the horizontal organization approach is preferable. establishes the needed transfer. During a call microinstruction (BR = 01). address register, provided that the status bit condition is fulfilled (T = 1)

With the help of truth table, the simplified Boolean functions for the input

$$S_1 = I_1$$

$$S_0 = I_1I_0 + I_1'T$$

gates, an OR gate, and

and explain how a (R.G.P.V., June 2010)

ganization. Give their June 2013, Dec. 2014)

cal organizations are as

cal Organization

al organization, there is ant encoding of the nformation.

ower operating speed is t is considered to be useful.

limited ability to express microoperations.

s of vertical organization irt.

s of horizontal and vertical

In are similar to the bit values in the BR field. Bit values for S₁ and S₀ where the parallel usage of a number of resources is permitted by the machine (i) When operating speed of computer is an important factor and

subroutine register (SBR) is loaded with the incremented value of computer is slower and less bits are needed in the microinstruction.

(iii) The considerable factor is vertical approach is the requirement for the parallel hardware needed to handle the execution of instruction.

NUMERICAL PROBLEMS

Prob.13. Show how a 9. can be divided into subfiela microoperations can be speci

Sol. Since a field of 5 bits a field of 4 bits can specify 15; specify 46 microoperations.

One microinstruction can



ORGANIZATION, IOTATION, IWO, THREE-

bulk of data processing

). It is responsible for

er system. It is referred

all major calculations

tt/output devices.

put/output devices is tem, data is transferred processor to an output levice controller, which ices. Actually, the CPU ig the I/O operations.




Fig. 3.1 CPU to I/O Devices Communication

In the computer system, the interface unit works as an intermediary between the processor and the device controllers of various peripheral devices. The interface unit accepts the control commands from the processor and

interprets the commands so that they can be easily understood by the interprets the commands so that required operations. Hence, the interface controllers for performing the required operations. The responsible for controlling the input and output operations. The process responsible for communication involves two important operations - I/O teametored last is the first item is known as stack. Stack is the useful feature of

I/O write. The I/O operation helps th The sequence of steps done du to the CPU are as follows -

- (i) The input device the data bus which transfers sit
- (ii) The input device th control bus to the data register, s
- (iii) After accepting t unit, it issues a data accepted acknowledgement to the input d the input device disables the dat
- (iv) The flag bit of th register holds the data.
- (v) Now, the CPU iss the interface unit.
- (vi) The data register t to the CPU. When the data is re signal to the input device, showi

The I/O write operation help device. The sequence of steps do the output device are as follows

- (i) The CPU kept the bus connected to the data registe
- (ii) The CPU also kept address bus.
- (iii) The CPU then issu on the data register. The data reg the status register is set to 1.
- (iv) Now, the data regis
- control bus to the CPU, showing was one data has been received. (v) Then, the interface unit kept the data on the data bus connects to the device controller of the output device.
- (vi) The output device receives the data and sends an acknowled nent signal to the CPU through the interface unit, showing that the desire

0.3. Explain stack organization in detail.

Ans. A storage device that stores information like a manner that the item

ster which holds the t the top item in the may be taken out or ailable for writing or deleted.

fa stack. The operation the result of removing sertion is called push / item on top. Nothing ions are simulated by

collection of a finite iced in a portion of a stack is shown in fig. whose value is equal he stack. Three items em C is on top of the popped by reading the itent of SP to remove

w on top of the stack. vord in the next higher been read out but not n the stack is pushed a

memory system of a R.G.P.V., June 2017)

is done by assigning a

portion of memory to a stack operation and using a processor register as a stack pointer. A portion of computer memory partitioned into three segments program, data and stack is shown in fig. 3.2. In the program, the program counter PC points at the address of the next instruction. The address register AR points at an array of data.

Memory Unit | Operands, it is called postfix notations. It is also known as reverse | Operands, it is called postfix notations to add two numbers A and B is | Program | Operands | Operand




Fig. 3.2 Block Diagram of a 64

The three registers are come can give an address for m from the stack. From fig. 3.3 and the stack grows with deer the stack is at address 4000, the last address which can be available for stack limit check

Q.5. Discuss polish notal

Ans. The method of writi their operands or after them is to write an expression –

(i) Infix Notation.
operands then the expression
expression to add two numbers

ate infix and postfix R.G.P.V., May 2018) to store register pair

operand are copied c pointer register is ter (B, D, H, A) are ecremented again and opied to that location.

Stack (i.e. SP) = 2000.

es in memory as shown

extract data from stack

L, status flags) of the contents of that memory, A) of the operand. The

A + B

operands, then the expression is called the prefix notation or prefix polisin prefix notation as –

Example: POP B

Suppose B contains 00 and C contains 00 and stack pointer = 1998

The POP B instruction makes the following changes in register as shown and top of stack is incremented by 2.

i.e. new top of stack = SP + 2 = 1998 + 2 = 2000

Memory Location	Data
2000	

Difference between In

0.7. Explain how the ev a stack.

Write an algorithm to es structure.

Ans. Once the expression remember the precedence rule from left to right. We push th we come across an operator pushing back the result of the (for use as an operand of the Let us write an algorithm

clear the stack

symb = next input chara while not end of input

if symb is an operand push onto the stack else

pop two operands fr Result = op1 symbol

push result onto the symb = next input charact

return(pop stack)

For example - Suppose, we have to evaluate the following postfollowing expression -

98 + 382 / * 2 + -

If we workout our algorithm with this input, we can show the contents of the stack, symb, op1, op2 and result after each iteration of the loop as in table 3.1.

Ta	h	_	2	1
14	IJ.	C	J,	

S No. Symbol op1 op2 Result	Stack
	9
	9, 8
	17
	17, 3
	17, 3, 8
	17, 3, 8, 2
~~~	17, 3, 4
	17, 12
	17, 12, 2
	17, 14
	3

ize of stack keeps varying tack.

#### (R.GP.V., June 2017)

wn in a rectangular box ear in memory words or in itioned into groups known ormats are -

e operation to be performed. ory address or a processor

the operand or the effective

rts. (R.G.P.V., June 2014) at instruct the computer to parts. The most basic part ition code of an instruction subtract, and so on.

or an insuración couc specifies the operation to be performed. This operation must be performed on some data stored in processor registers or in memory. Therefore, an instruction code must specify not only the operation but also the registers or the memory words where the operands are to be found, as well as the register or memory word where the result is to be stored.

Q.10. What is an instruction? What are the different parts of (R.GP.V. 1997) instruction?

constitutes a program. In general, an instruction consists of two parts

(i) Opcode field (ii) Address field (s).

The opcode field specifies may reside within a CPU regis address field is to indicate the ( read from or stored into two or more than one address. For ext

Add

Opcode field


Assume that this comput the destination register. The 1 of CPU registers Ro and R1 at and types of instructions supp to another and depend primari

Q.11. Write down the inst

Draw the basic computer in. reference, and input-output typ

Write in brief different type

Ans. A basic computer ha reference, register reference, as in fig. 3.4.



(b) Registe, -rejerence Instruction 12 11 1111 1/O Operation (Opcode = 111, 1 = 1)

(c) Input-output Instruction

Fig. 3.4 Instruction Formats of Computer

Each format consists of 16 bits. The operation code (opcode) part of the (R.GP.V., June)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format consists of 16 bits. The operation code (operation parts)

Each format code (operation parts)

Ea

In a memory-reference instruction, 12 bits are used to specify an address wit to specify the addressing mode I. Addressing mode bit (1) is equal

> he operation code 111 with a e of instruction specifies an erand from memory is not on or test to be executed. reference to memory and in the leftmost bit in the the type of input-output

table 3.2.

#### ructions

## scription

word to AC vord to AC word to AC of AC in memory itionally ve return address skip if zero

AC and E C and E

uction if AC positive uction if AC negative uction if AC zero uction if E is zero

INP OUT	F800 F400	Input character to AC Output character from AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
SKO	F100	Skip on output flag
JON	F080	Interrupt on
IOF	F040	Interrupt off

Ans. Refer to Q.8 and Q.11.

Q.12. What is instruction format? Explain various instruction format? Explain various instruction is identified as a direct address instruction. The opcode (R.G.P.V., June 1997) instruction, and the address part is the binary equivalent of (R.GP.V.,  $J_{une}$ ) hero, the instruction is identified as a direct address has binary equivalent of pecifies an ADD instruction, and the address part is the binary equivalent of pecifies an ADD instruction, and in memory at address 457 and adds it to the pechies an analysis of the operand in memory at address 457 and adds it to the Q.13. What is the difference between a direct and indirect another of AC. In fig. 3.5 (c), since the mode bit (I) of the instruction in address part is the

instruction? How many rej instruction to bring an opera example of each type.

Ans. In some cases, it is code not as an address, but instruction code specifies an immediate operand. If the s then it is said that the instru possibility called indirect ad instruction specify an addres operand is obtained. In the between a direct and an indi

To demonstrate this confi depicted in fig. 3.5. This inst 12-bit address, and an indire address, mode bit is 0, and fc direct address instruction. It i

> (a Memory ADD 457 Operand (b) Direct Address

(c) Indirect Address Fig. 3.5 Demonstration of Direct and Indirect Address address 300 to find the the operand. Then, the of AC.

ices to memory to fetch ess of the operand; the ned to be the address of get address in a branchruction of fig. 3.5 (b) is

to memory -

needs three references

ress (iii) Read operand.

ne accumulator in the port C. form.

 $\theta$ H memory location whose

2500H nemory, whose address tent of the accumulator.

LXI H, 2500H SUB A, M HLT

Load H-L pair with 2500H

Subtract the content of the memory, whose address is in H-L pair, to the content of the accumulator.

Halt.

Q.14. Write and explain the execution of register-reference instruc

reference instructions.

 $D_{*} = 1$  and I = 0. In these in are used to specify one of th (0-11). The control functio instructions are given in tal

Table 3.3 Execut

D7l'T3	=	r(common t
IR(i)	=	Bi [bit in IR
	r:	$SC \leftarrow 0$
CLA	rBH:	$AC \leftarrow 0$
CLE	rB ₁₀ :	E ← 0
CMA	rBg:	AC+AC
CME	rB ₈ :	$E \leftarrow \overline{E}$
CIR	rB7:	AC ← shr
CIL	rB6:	AC ← shi
INC	rBs:	$AC \leftarrow AC$
SPA	rB ₄ :	If (AC(15)
SNA	rB ₃ :	If (AC(15)
SZA	rB ₂ :	If (AC = 0
SZE	rB _I :	If (E = 0)1
HLT	rB ₀ :	$S \leftarrow 0(Sis)$

These instructions are e time variable T3. Each contr (designated by the symbol r the bits in IR (0-11). All cont assigning the symbol B; to instruction is completed at ti control returns to fetch the r

First seven register-refi circular shift, and increment next four instructions cause : stated condition is fulfilled incrementing PC once again. ]

as part of the control conditions. when the sign bit in AC (15) = 0, the  AC positive, and when AC (15) = 1, it is negative.

If all the flip-flops of the register are zero, the content of AC is a store (AC = 0). The HLT instruction clears a start-stop flip-flop S and stops sequence counter from counting. The start-stop flip-flop S and stop to restore the operation of the computer. The name zero address is to restore the operation of the computer.

0.15. Explain input-output instructions.

(R.GP.V., Dec. 2011)

Ans. Input and output instructions are required for transferring information Explain the control functions and microoperations for the residue instructions.

Ans. Input and output instructions are required for data of controlling the remove instructions.

Ans. Input and output instructions are required for data of controlling the remove instructions. Ans. Register-reference instructions are identified by the control when D₋ = 1 and 1 = 1. Paragining bits of the

#### tions

uctions)

instruction

Clear SC

given in table 3.4.

Input character

Output character

Skip on input flag

Skip on output flag Interrupt enable on Interrupt enable off

sition associated with timing nction D₇IT₃ (designated by of the bits in IR (6-11). By an be represented by pB, for counter SC is cleared.

ree-address instructions? (R.G.P.V., May 2018)

stack organized computer d POP instructions require nicates with the stack. The as -

ADD 
$$ToS \leftarrow (P + Q)$$
  
MUL  $ToS \leftarrow (X + Y) * (P + Q)$   
POP A M [A]  $\leftarrow$  ToS

given to this type of computer because of the absence of an  $\operatorname{addre}_{S_{\delta}}$  fine the computational instructions.

One address instructions use an implied accumulator register for all manipulation. There is a need for a second register for multiplication division. However, here we will neglect the second register and assum. the accumulator contains the result of all operations. The program

## + y) * (P + O) will be writte

LOAD	X
ADD	Y
STORE	T
LOAD	P
ADD	Q
MUL	T
STORE	A

T is the temporary memo result.

In commercial computers The program for A = (X + Y)

MOV. R1. X ADD RI.Y MOV R2. P ADD R2, O MUL R1, R2 MOV

A.RI Here, the first symbol li source and the destination wh

Computers with three-ad field to specify either a proces for A = (X + Y) * (P + Q) will

ADD RI, X, Y ADD R2, P, Q MUL A, R1, R2

The advantage of the th programs when evaluating ari the binary coded instructions re

- Q.17. Discuss the following wun examples -
  - (i) Zero-address instructions
  - (ii) One-address instructions
  - (iii) Two-address instructions.

Ans. Refer to Q.16.

(R.G.P.V., Dec. 20

## **NUMERICAL PROBLEMS**

prob.1. If an instruction code has 4 bit opcode and 12 bit address field then ... It was worn operations this code can perform?

> addressed? (R.G.P.V., June 2014)

96

v unit with a capacity of n code format consists of for the address part (no cked in one memory word in control unit. Formulate ction for this computer. (R.G.P.V., Dec. 2007)

14 bits = 40 bits

Address 2

structions m memory to IR and then

Prob.3. The memory unit of a computer has 256 K words of 32 bit each. The computer has an instruction format with 4 fields. An operation field a mode field to specify one of seven addressing modes, a register address field to specify one of 60 processor registers and a memory address. Specify the instruction format and the number of bits in each field if the instruction is in one memory word. (R.G.P.V., June 2015)

Sol. The instruction is of 32 bits long, in which the address bits are which are determined as

 $256 \text{ K} = 2^8 \times 2^{10} = 2^{18} \text{ bytes}$ 

Therefore,

Address bits = 10

To specify one of seven

7≤

To specify one of 60 pro Register bits are required

60:

Opcode bits = Total bits

= 3:

= 3:

= 5

The instruction format is

5 Opcode

Prob.4. A computer use each. A binary instruction code has four parts – an indirect au to specify one of 64 registers i

(i) How many bits code part and the address par

(ii) Draw the instrubits in each part,

(iii) How many bits a

Sol. (i) The instruction is 18, which are determined as -

 $256 \text{ K} = 2^{\circ} \times 2^{10} = 2^{18} \text{ bytes}$ 

Therefore,

Address bits = 18 bits

Register code = 6 bits

Indirect bit = 1/25 bits

32 - 25 = 7 bits for opcode.

(ii) The instruction format is given below -

1 7 6 18

I Opcode Register Address

imetic statement -<u>)</u>

(R.GP.V., Dec. 2010) thmetic statement by using

A[y]

M[z]

 $\Lambda[n]$ 

√[o] ₹2

M [S]

M [Q]

ithmetic statement by using

# Q.21. Write comparison between RISC and CISC.

(D Cni

S.No.	RISC	CISC
<b>(i)</b>	In RISC, the clock   MHz in 1993.	TIED THE CISC the what
(ii)	Simple instructions evels.	
(iii)	Average CPI is less	
(iv)	Few instructions may	
(v)	Instructions are exe- ware.	
Q.	22. Compare RISC a	
. Al	ss. Refer to Q.20 and	
A	23. Write short note :  18. The addressing mode of the during program e	

are selected during program e interpreting or modifying the is actually referenced. Addre the purpose of accommodatin

(i) To provide proj facilities as pointers to mem and program relocation.

(ii) To decrease the instruction.

Q.24. Define implicit as

Ans. Register Address operands are in the general pu of the registers in addition to

MOV A.B

in this example, the opcode for MOV A, B is 78 H. Besides the operation to be performed the opcode else specifies the registers which contain The opcode 78 H can be written in binary form as 01111000. The first bits i.e., 01 are for MOV operation, the next three bits 111 are the binary for register A, and the last three bits 000 are the binary code for register

Implicit Mode Addressing - There are certain instructions which operate Implied in the accumulator, Such instructions do not require the address of the content of the accumulator, Such instructions do not require the address of the operand. Examples are - CMA, RAL, RAR etc.

ne open what must the address field of an indexed addressing mode

ected mode instruction? (R.G.P.V., Dec. 2006) field of the instruction red in memory. Control iss part to access memory

ield of the instruction be The effective address in

struction + Content of

lress register is added to dress. The index register

address field is removed register indirect mode d in an index addressing ect mode instruction.

ides supported by 8085 (R.G.P.V., June 2009)

is calculated in different (R.G.P.V., Dec. 2010)

essing modes of a basic (R.G.P.V., June 2011)

elp of example. (R.G.P.V., June 2012)

s with an example. (R.G.P.V., June 2013)

Briefly explain all the addressing modes of computer instruction. (R.G.P.V., June 2014)

What are different addressing modes? Explain each of them. (R.G.P.V., June 2017) Ans. The addressing mode of the instruction determines the way operands are selected during program execution. The addressing mode specific provided by all MPUs. a rule for interpreting or modifying the address field of the instruction become the operand is actually referenced. Addressing mode techniques are use or both of the purpose of the purpose

- (i) To provide pri such facilities as pointers to data, and program relocation
- (ii) To decrease th instruction.

### Types of Addressing M

specified in the instruction. C the operand address and the

Example – All the 8-bi instruction consists of only with the format of fig. 3.7 (a

1	MPU	Mnemor
-	8085	CMA
	6800	ABA

(li) Immediate Ad operand is contained as a pa immediately following the c addressing is fast in processing address followed by the open

Example - Almost all 8-

MPU	Mnemor
8085	ADI d
Z80	LD A,

the memory address is to include it as a part of the instruction using basedute (or extended or direct, as it is sometimes called) mode of addressing A typical instruction format along with the addressing mechanism is depicted in fig. 3.7 (c).

Example – Because of its simplicity and flexibility this addressing mode ided by all MPUs.

MPU	Mnen	nonic	Hex Code	Operation
MPU	LDA	addr	3A 33 01	$(A) \leftarrow (1033)$
				$(A) \leftarrow (1033)$


ress specified as a part of address of the operand. performed to obtain the is slow in operation but address. The instruction

n most of the 8-bit MPUs.

Operation		
$A) \leftarrow (2000)$	1	

pose registers available in igh speed memory. These its to the registers defining can be used temporarily instructions using register using absolute addressing ister is much smaller than

extensive use of register uses are provided as a part






(a)

(b)


Opcode

Operand

Operand



(vi) Register-indirect Addressing — Conceptually same as indirect addressing, a register is used to contain the address of an operand. The register addressing has to be loaded by the operand address before register-indirect addressing has to be loaded by the size of the address is double of the word can be used. For 8-bit MPUs, the size of the address is double of the word can be used, a result, a register-pair is required to hold an address as depicted in



erally, the page size is 256 register is used to hold the et. The offset provides the agaddress of the page. The off the page-register contents order part of the address as

C	perati	ion
(A) ←	(A)	+ (0033)
		+ (00F9)

ode, a fixed base address. Then, an offset from the own as index register. The off with the contents of the




Fig. 3.7 (a) Inherent Addressing, (b) Immediate Addressing, (c) Absolute Indirect Addressing, (e) Register Addressing, (f) Register Addressing, (f) Register (i) Based Addressing, (j) Relative Addressing

				Operation
Tar I	LUM	1/4r,X	BD 4F 17	$(A) \leftarrow ((X) + 174F)$
6809	LDA	23, X	A68823	$(A) \leftarrow ((X) + 23)$

register to generate effective address is known as based addressing. The address she contents of a register called based register is added with the offset provided

as a part of the instruction to obtain the effective address as depicted fig. 3.7 (i).

Example -

MPU	Mnemonic	Hex Code	Operation
Z80	LD A, (		
6800	ADD A\$15		

high flexibility by using two generating the effective add index register are added tog indexed addressing permits and an offset to an item of a

### Example -

-	MPU	Mnemo	
-	6809	LDA B.	

(xi) Indexed Indire address generated by indexed There are two possibilities as

(a) Pre-indexe the base address to form an inc is the effective address.

(b) Post-indexe used as an indirect address; the address to get the effective ad

## Example -

MPU	Mn	emonic	
6502	LDA	(\$04, 2	
6809	LDA	23, x	$A6 9823  (A) \leftarrow ((x) + 23)$

(xii) Relative Addressing – In this mode of addressing, the effective address is generated by adding the current value of the program counter with a fixed signed displacement available as a part of the instruction as depicted in fig. 3.7 (j).

example -

Example	Mnemonic	Hex Code	Operation
MPO	IP Z,02	28 08	If $Z = 0$ continue,
Z80			if $Z = 1(PC) \leftarrow (PC) + 08$

Z=0 continue,  $Z=1(PC) \leftarrow (PC) + 08$ 

inter register is used to specify Instruction length is shortest, ster or a memory location is is automatically incremented ag stack addressing. In PUSH can be stored into a memory ented by one or two. Likewise, location pointed by the (SP) the SP is incremented by one

Operation	
$(P)-1) \leftarrow (rh),$	
$(\mathbf{r}l)$ $(\mathbf{r}l)$ ,	
$P) \leftarrow (SP) - 2$	
(A),	
$P) \leftarrow (SP) - 1$	

a transfer.

(R.GP.V., June 2015)

nsfer? Explain each mode in (R.G.P.V., Dec. 2013)

nsfer – Iriven (iii) Direct memory access. (R.G.P.V., June 2011)

Or
Write three modes of data transfer and explain any one of them.
(R.GP.V., June 2014)

Or

Explain the different modes of data transfer between the central (R.G.P.V., Dec. 2015)

computer and I/O devices.

Explain the three ways of data transfer to and from peripherals.

and I/O device -

- (i) Programmed |
- (ii) Interrupt initia
- (iii) Direct memor

Programmed I/O operat computer program. Each data program. Generally, the trans Also other instructions are ne and CPU. Transferring data us of the peripheral by the CPI required to monitor the inter

In programmed I/O meth I/O unit indicates that it is read because it keeps the processo that the device is ready for da computer. After detecting the e the task it is processing branch and then comes back to the tas

in programmed I/O, tran DMA (direct memory access memory unit through the m supplying the interface with required to be transferred and transfer is made, DMA reque

If request is granted by 1 directly into memory. The CP permit the direct memory I/O than processor, I/O memory t access to memory.

> Q.28. What do you mean Ans. Refer to 0.27.

Q.29. Explain in short programmed I/O and interrupt initiated I/O. (R.G.P.V., June 2005)

Write short notes on memory mapped I/O and I/O mapped I/O. (R.G.P.V., Dec. 2006, 2009)

Aus. Programmed I/O - Programmed I/O is used in every computer for (R.GP.V., May 20 pontrolling 1/0 operations. Programmed I/O needs that all I/O operations be controlling 10 operations be entrolling and I/O operations be executed under the direct control of the CPU. It means that every data-transfer executed under the direct control of the CPU. It means that every data-transfer executed under the direct control of the CPU. Ans. There are three modes of transferring data between the compared involving an I/O device needs the execution of an instruction by the I/O device ne the transfer is between two programmable registers - one a

device. The I/O device does ansfer from an I/O device to structions, including an input ice to the CPU and a store memory unit.

2U, main memory, and I/O . Address lines of the system can also be used to choose bus via an I/O port, which ata register, hence making it

mory-mapped I/O is used to ice to I/O ports. A memory e fetched from or stored at ion if X is made the address ore instructions are used to special I/O instructions are th this type of I/O addressing WRITE, which are activated nce instruction, are used to ransfer.




Fig. 3.8 Programmed I/O with Shared Memory and I/O Address Space (Memory-mapped I/O)

In the organization depicted in fig. 3.9, sometimes known as I/O-mapped the memory-10, the memory and I/O address spaces are separate. In this scheme, a memory-referencies of the scheme of the sche referencing instruction activates the READ M or WRITE M control line which

does not affect the I/O devices. The CPU must execute separate I/O instru no activate the READ IO and WRITE IO lines, which cause a word present to a subroutine-like program known as the interrupt service routine.

Then, the computed to a subroutine-like program known as the interrupt service routine. Then, the computed to a subroutine-like program known as the interrupt service routine. Then, the computed to a subroutine-like program known as the interrupt service routine. Then, the computed to a subroutine-like program known as the interrupt service routine. Then, the computed to a subroutine-like program known as the interrupt service routine. This program is written by the computed to a subroutine-like program known as the interrupt service routine. memory location can consist of the same address bit pattern without con This program is device desires

Then, the computer automatically loads an address into the program counter

execute this





Fig. 3.9 Progr 1/0 A

When the CPU exe addressed I/O port is ext the I/O device must tran specified period. The CF of information or an inde transfer is carried out or the CPU can be program 1/O data transfer. Frequer that the I/O device mak setting a flip-flop conne

To determine the s following steps -

- (i) Read the
- (ii) Test the s transferring data.
- (iii) If not reac transfer.

Interrupt Initiated I/O - Interrupt I/O is a device-initiated I/O transi The external device is connected to a pin known as the interrupt (INT) pin the processor chip. If the device requires an I/O transfer with the computer then it activates the interrupt pin of the processor chip. Generally, the completes the current instruction and the I/O module. The completes the current instruction and saves at least the contents of the current in the stack program counter in the stack.



7 Computer A/D Converter rface via Interrupt I/O

ts - external interrupts, traps or

e interrupt pins of the computer xternal interrupts can further be skable. A maskable interrupt is tions such as El or DI. The npared to the maskable interrupt. are activated at the same time, nterrupt first. The nonmaskable interrupt.

ernally by exceptional conditions of an illegal opcode. Traps are rupts.

rupts or system calls. When one essor is interrupted or serviced oftware interrupt instructions are

## ! following -

# (i) Programmed I/O (ii) Interrupt initiated I/O (iii) DMA Justify your answer.

Ans. There are three techniques for I/O operations. With programmed including sensing device status, sending a read or write command, and transferring the data. When the processor issues a command to the module, it must wait until the I/O operation is complete. If the process faster than the 1/O module, this is wasteful processor time. With intendriven I/O, the processor issues an I/O command, continues to exe other instructions, and is interrupted by the I/O module when the

finished its work. With both responsible for extracting d data in main memory for in access (DMA). In this mode data directly, without proce most efficient technique.

## Q.31. Explain the draw. 1/0.

Ans. Interrupt-driven I/O I/O, still demands the active between I/O module and mer through the processor. Thu drawbacks -

- (i) The speed with device limits the I/O transfer
- (ii) The processor i instructions must be executed


## Q.32. How is interrupt dr completely how the various si

Ans. The problem with pr a long time for the I/O module transmission of data. The proce the status of the I/O module. A entire system is severely degra

An alternative is for the pro and then go on to do some other the processor to request service

processor. The processor then execute the data transfer, as before, and interrupted program have been saved on the system stack.

Interrupt is more efficient than programmed I/O because it eliminates needless waiting. However, interrupt I/O still consumes a lot of process me because every word of data that goes from memory to I/O module om I/O module to memory must pass through the processor.



essing

1, the following sequence

to the processor. on and responding to the

determines that there is e that issue the interrupt. to transfer control to the ume the current program required is the status of be executed.

a counter with the entry respond to this interrupt.

and PSW relating to the

(vii) The interrupt handler next processes the interrupt.

(viii) Now saved register values are retrieved from the stack and restore to the register.

(ix) The final act is to restore the PSW and program counter value from the stack.

Q.33. What is the basic advantage of using interrupt-initialed, transfer over transfer under program control without an interrupt? (R.GP.V., Dec. 2008, June 201

Ans. Refer to Q.32.

data transfer operation. 1

Ans. The problem wi a long time for the I/O me transmission of data. The r the status of the I/O modi entire system is severely (

An alternative is for t and then go to do some of the processor to request s processor. The processor t resumes its former proces

Let us consider how module. For input, the I/O m The I/O module then proc Once the data are in the register, the module signal the processor over a control then waits until its data are processor. When the requ module places its data on th then ready for another I/O the processor's point of vie input is as follows. The pr READ command. It then go something else. At the end of cycle, the processor check When the interrupt from t occurs, the processor saves the current program and interrupt. In this case, the

the word of data from the L. mounte and stores it in memory. It then restores the context of the program it was working on and resumes execution.

Fig. 3.12 shows the use of interrupt I/O for reading in a block of data.

Done Next Instruction Fig. 3.12 Interrupt-driven

Advantages and Disadvantages - Interrupt I/O is more efficient than advantage of the liminates needless waiting. However, interrupt programmed a lot of processor time, because every word of data that Q.34. With the help of suitable flowchart explain the interrunt in spaces from memory to I/O module or from I/O module to memory must pass

A relative mode branch type equivalent to decimal 750. 1 500.

elative address field of the

lue in binary using 12 bits.

after the fetch phase and hat the binary value in PC n equal to the binary value

(R.G.P.V., Dec. 2009)

using 12 bits is

ause the relative address of

500 = 000111110100

PC = 751 = 001011101111

 $RA = -251 = {}^{+}111100000101$ 

EA = 500 = 000111110100

Prob. 7. What is addressing mode? An instruction is stored at local 100 with its address field at location 301. The address field has the ve 460. Aprocessor register R1 contains the number 200. Evaluate the effection address if the addressing mode of the instruction is -

- (i) Direct
- (li) Immediate
- (iii) Register India
- (iv) Relative
- (v) Index with R.

Sol. Addressing Mode

PC

Now.

. Effective address -

- (i) Direct 400
- (ii) Immediate 3
- (iii) Relative 302
- (iv). Register indire
- (v) Indexed 200

Prob.8. At memory add stored with a mode bit as a ! stored is 500. At location . numbers are stored at diffe.

Memory (Add	
35	
46	
50	-
60.	T
702	900
800	325
The Bridge of	300

If the content of PC is 200, while the contents of register R1 is 400 XR register is 100. If all the numbers and address are in decimal numbers find out contents of AC and effective address for the following addressits Direct address

- Indirect address
- Relative address

Indexed address a lasar indirect addressino made

(R.G.P.V., Dec. 2005)

Table 3.5

	Effective Address	Content of AC
	500	800
S	800	300
s	702	325
S	600	900
t	400	700

er than an address, therefore s case is 201. In the indirect ry at address 500. So, the . In the relative mode, the perand is 325. In the index 500 = 600 and the operand

Memory

d to AC	Mode
Address =	- 500
Next instru	uction :
	1 10 10
450	
700	
800	
900	
325	
300	

Fig. 3.13

is 900. In the register mode, the operand is in R1 and 400 is loaded into There is no effective address in this case. In the register indirect mode devices interrupt the computer at the same time, then computer services the effective address is 400, equal to the content of R1 and the open with the higher priority first. effective address is 400, equal to the content of R1 and the operand low devices interior of simultaneous into AC is 700. Table 3.5 lists the values of the effective address device with the higher priority first. into AC is 700. Table 3.5 lists the values of the effective address and operand loaded into AC for the addressing modes.

The priority of simultaneous interrupts can be established by software or The piloton method is used to recognize the highest-priority source In this method, one common branch address is used for

> errupts starts at the branch nce. The priority of each ire tested. First the highests on, control branches to a xt-lower-priority source is ne for all interrupts has a ce and branches to one of routine reached belongs to h interrupted the computer. if there are many interrupts, available to service the I/O it unit can be used to speed

> rrupt requests from many sts has the highest priority, ised on this determination. r to access its own service cause all the decisions are nit. The establishment of rial or a parallel connection the daisy chaining method.

> ? (R.G.P.V., June 2016)

ity interrupt over a noninterrupt without a mask (R.G.P.V., June 2008)

devices are attached to the e an interrupt request. The ie source of the interrupt

The is also the possibility that several sources will request service simultaneously. The priority interrupt system establishes a priority over the Various sources to determine which condition is to be serviced first when two or more requests arrive simultaneously.

It is not possible to have a priority interrupt without a mask register.

## PRIORITY

Q.35. What do you me how does the processor de

Ans. Program interrug a currently running progra external or internal general after the service program i

The hardware procedu execution of a subroutine c execute cycle (when the in the program counter, the c certain status conditions. T and the beginning address counter. The beginning ad hardware. The service rout and proceed to service it.

Q.36. What is meant ! establishing the priority of


Explain priority inter-LO.

Write short note on pr. Ans. Priority interrupt various sources to determine

or more requests arrive simultaneously. The system can also determine which conditions are allowed to interrupt the computer while another interrupt being serviced. Higher-priority interrupt levels are allocated to request which if delayed or interrupted, could have serious results. Devices with high spen transfers are given high priority and slow devices receive low priority. If 100

0.39. Explain the process of handling an interrupt that occurs de the execution of a program, with the help of an example.

by means of the flowchart of computer. When R = 0, the c the execute phase of the inst 0, it indicates that the program continues with the next insti bits. If both flags are 0, it ind are ready for transfer of infi next instruction cycle. If eith 1. At the end of the execute it goes to an interrupt cycle.



The interrupt cycle is a return address operation. Th

wouldes available in PC is stored specific location where it can be found later when the program returns to instruction at which it was interrupted. This location may be a process register, a memory stack, or a specific memory location. Here, we choose memory location at address 0 as the place for storing the return address of the kin of the kin and the storing to the position of the kin address 1 in the circuit may Control then inserts address I into PC and clears IEN and R so that no

An example that shows what happens during the interrupt cycle is shown (R.G.P.V., Dec. 2009, 26 of fig. 3.15. Suppose that an interrupt occurs and R is set to 1 while the he computer continue the instruction at address 255. At this time is executing the instruction at address 255. (R.G.P.V., Dec. 2009, 2011 if 3.15. Suppose the instruction at address 255. At this time, the return reans of the flowchart o

(a).

ds that R = 1, it proceeds tored in memory location ing of the next instruction address I since this is the I causes the program to lress 1120. This program hen transfers the required struction ION is executed 1 where it was interrupted.

Memory		
256		
BUN	1120	
of e		
	. 30	
Main		
Program		
	N. Nast S	
1/0		
Program		
BUN	0	

er Interrupt Cycle rupt Cycle

n interrupt? Draw the (R.G.P.V., June 2015)

Ans. Refer to Q.35 and Q.39.

# Q.41. Write short note on parallel priority interrupt.

Ans. In this method, a register whose bits are set separately by the interrupt of the bits in the register. In addition to the interrupt register, the circuit may interruptions can occur until the interrupt request from the flag has been service the lude a mask register. In addition to the interrupt request from the flag has been service the mask register which is used to control the status of each interrupt request. The mask register can be programmed to disable lower printed by the prin a lower-priority device is being serviced.


It has an interrupt register and cleared by program inst disk because it is a high-sp followed by a character r same number of bits as the interrupt register. It is possible to set or reset any bit in the mask register by means of program instructions, Each interrup bit and its corresponding mask bit are connected to an AND gate to generate the four inputs to a priority encoder. In this manner, ar interrupt is identified only i its corresponding mask bit is set to I by the program The priority encodes produces two bits of the vector address, that is transferred to the CPU.

When an interrupt tha the encoder sets an intern IEN can be set or cleared ! the interrupt system. Outp interrupt signal for the CPL CPU enables the bus buffer is kept into data bus.

Q.42. Write short note

Just in the daisy-chaining method of establishing priority, all devices that interrupts while a higher-priority device is being serviced. In addition, provide a facility, that permits a high priority device to interrupt the CDI. The request an interrupt are connected serially. The device with the highest priority provide a facility, that permits a high priority devices un to the device with the highest priority devices un to the device. provide a facility, that permits a high priority device to interrupt the CPU was kept in the first position, followed by lower-priority devices up to the device a lower-priority device is being serviced. skept in the line priority, which is kept last in the chain. Fig. 3.17 shows this Fig. 3.16 shows the priority logic for a system of four interrupt some shod of connection between three devices and the CPU. The interrupt request att devices and forms a wired logic connection. When any

te, the interrupt line goes to out in the CPU. In case no n the high-level state and no alent to a negative logic OR line, the CPU responds to an ice I at its PI (priority in) lext device through the PO uesting an interrupt. When knowledge signal from the it proceeds to insert its own or the CPU to use during the



## Interrupt

0 in its PO output to inform I has been blocked. A device, ill intercept the acknowledge ice does not have pending t device by placing a 1 in its ) is the one with the highest vice places its VAD on the

e which (R.GP.V., Dec. 201 device which receives the interrupt acknowledge signal from the CPU. The farther the device is from the first position, the lower is its priority.

The internal logic that must be included within each device when connected the dairs. in the daisy-chaining arrangement is shown in fig. 3.18. The device sets its RF

Explain daisy chaining priority interrupt.

Briefly explain daisy-chaining priority method of interrupt. (R.GP.V., June 201

Explain daisy-chaining priority for data transfer. (R.G.P.V., June 20

request. The mask register can be programmed to disable lower programmed to disable lo a lower-priority device is being serviced.

Fig. 3.16 shows the priority logic for a system of four information


It has an interrupt registe and cleared by program in disk because it is a high-s followed by a character same number of bits as t interrupt register. It possible to set or reset at bit in the mask register means of progra instructions. Each interru bit and its corresponding mask bit are connected an AND gate to generate th four inputs to a priori encoder. In this manner, a interrupt is identified only its corresponding mask I is set to I by the program The priority encode produces two bits of th vector address, that transferred to the CPU.

When an interrupt th the encoder sets an inter IEN can be set or cleared the interrupt system. Out interrupt signal for the CF CPU enables the bus buff is kept into data bus.

Q.42. Write short not

the In the daisy-chaining method of establishing priority, all devices that interrupts while a higher-priority device is being serviced. In addition the first position, followed by lower-priority devices in to the devices that provide a facility, that permits a high priority devices in to the devices that provide a facility that permits a high priority devices in to the devices that provide a facility, that permits a high priority device to interrupt the CPU wis kept in the first position, followed by lower-priority devices up to the device with the lowest priority, which is kept last in the chain. Fig. 3.17 shows this lowest production between three devices and the CPU. The interrupt request

logic connection. When any ate, the interrupt line goes to put in the CPU. In case no in the high-level state and no valent to a negative logic OR line, the CPU responds to an vice 1 at its PI (priority in) next device through the PO juesting an interrupt. When cknowledge signal from the , it proceeds to insert its own or the CPU to use during the



## Interrupt

0 in its PO output to inform I has been blocked. A device, ill intercept the acknowledge ice does not have pending at device by placing a 1 in its 0 is the one with the highest vice places its VAD on the

ous, in the daisy-chain arrangement, the highest priority is given to the (R.G.P.V., Dec. 2 device which receives the interrupt acknowledge signal from the CPU. The faither the device is from the first position, the lower is its priority.

The internal logic that must be included within each device when connected the daisy-chaining arrangement is shown in fig. 3.18. The device sets its RF

Explain daisy chaining priority interrupt.

Briefly explain daisy-chaining priority method of interrupt. (R.GP.V., June 3h

Explain daisy-chaining priority for data transfer. (R. G.P.V., June ?

The flop when it wants to interrupt the CPU. Output of the RF flip-flop. through an open-collector inverter, a circuit which provides the wired far the common interrupt line. When PI = 0, both PO and the enable is VAD are equal to 0, irrespective of the value of RF. When PI = 1 and RE then PO = 1 and the vector address is disabled. This condition Dac. 1.46. Write short note on DMA.

acknowledge signal to th the device is active. This by placing a 0 in PO. He vector address. After a si the CPU has received th




Fig. 3.18 One Sta

Q.43. Explain polli priority interrupt.

Ans. Polling - Refer

Daisy-chaining Met

Q.44. Why is priorit do the different priority s

Ans. Refer to Q.36,

Q.45. What do you n handling techniques.

Ans. Interrupt - Rei

Interrupt Handling techniques are -

- (i) Polling Refer to Q.36.
- (ii) Parallel Priority Interrupt Refer to Q.41.

The various interrupt name

(ili) Daisy-chaining Priority - Refer to Q.42.

# DMA, INPUT-OUTPUT PROCESSOR (TOP)

(R.GP.V., June 2005, 2006)

(R.GP.V., June 2016) e device such as magnetic e CPU. Removing the CPU nanage the memory buses ransfer technique is known and has no control of the e transfer directly between es over the buses.

in in detail how this is (R.GP.V., June 2013)

iety of ways. One common ses through special control ie CPU that facilitate the by the DMA controller to When this input is active, nstruction and places the ies into a high-impedance pen circuit, which means a logic significance. The he external DMA that the originated the bus request emory transfers without ne transfer, it disables the kes control of the buses,




Fig. 3.19 CPU Bus Signals for DMA Transfer

When the DMA takes control of the bus system, it communicates

(iii) The processor sends HLDA (hold acknowledge) back to the DMA war are monthly than the busis disabled. The DMA controller places the current transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, a block sequence consisting of a number of memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is transfer, and the property of the memory words is t in a continuous burst while the DMA controller is master of the memory and sends a DMA acknowledge to the peripheral device. This mode of mansfer is needed for fast devices such as magnetic devices and sends a DMA acknowledge to the peripheral device.

data transmission cann transferred. An alterna controller to transfer on of the buses to the CPL evele to allow the direc

## O.48. Differentiat transfer.

Ans. With prograt and the I/O module. T control of the I/O opera write command, and tr

In direct memory exchange data directly.

0.49. Why are r bidirectional? Under v inputs? Under what co.

Ans. When the CI and write lines are used

When the DMA c write lines are used as Thus, the read and

Q.50. Why does D. memory transfer ? Exp.

Ans. The CPU can without any damage oc transfers data from a dev to flow, so loss of data

## Q.51. Explain the r

Ans. The main functions of a typical DMA controller are as follows (i) The I/O devices request DMA operation through the DMA (c) line of the controller chip.

(ii) The controller chip activates the CPU HOLD pin, request CPU to release the bus.

itialised 1/0 and direct (R.GP.K. Dec. 2011) in I/O command and then dware to signal the end of vaccess a specialized I/O ve a large block of data,

king principle of DMA (R.G.P.V., Dec. 2008)

controller? How does diagram.

(R.GP.V., Dec. 2009)

riple of DMA controller. (R.GP.V., June 2012)

1. (R.G.P.V., Dec. 2014)

(R.GP.V., June 2017) er is shown in fig. 3.20. and control lines. In the

ddress Bus Buffers Address Register ord Count Register Control Register DMA Request in I/O Derice DMA Acknowledge

Fig. 3.20 Block Diagram of DMA Controller

ous Request -

Bus Grant -

Interrupt

BG

Interrupt

DMA, the registers are chosen by the CPU through the address bus by englisher select) inputs. The RD (--DMA, the registers are chosen of the DS (DMA select) and RS (register select) inputs. The RD (read) and the DS (DMA select) and RS (register select) inputs. The RD (read) and the DS (DMA select) and RS (register select) inputs. (write) inputs are bidirectional. If the BG (bus grant) input is 0, then the can communicate with the DMA registers through the data bus to the steer of the between an external device and the main memory and the steer of the between an external device and the main memory and the steer of the between an external device and the main memory and the steer of the between an external device and the main memory and the steer of the between an external device and the main memory and the steer of the between an external device and the main memory and the steer of the steer of the between an external device and the main memory and the steer of can communicate with the DMA registers through the data bus to read injectly between an external device and the main memory, without continuous are write to the DMA registers. If BG = 1, then CPU has relinquist

and the DMA can commi address in the address but prescribed handshaking pr peripheral through the req

DMA controller has thr and a control register. To specontains an address. The ad-Address register is incremen number of words to be trans is decremented by one after mode of transfer is specified to the CPU as I/O interface re DMA registers under progra

First the DMA is initicontinues to transfer data b block is transferred. Basicall 140 instructions, which inclu

The CPU initializes the the data bus -

- (i) The starting available (for read) or whe
  - (ii) The word cou
  - (iii) Control to sn
  - (iv) A control to:

The starting address is stored in the word count is register. Once the DMA is i DMA unless if receives an words have been transferre

Q.54. What is a DMA principle.

Ans. Refer to Q.46, Q. .. www Q.33.


system? Write in short.

using DMA controller.

Unit - III 133 when large blocks of data need to be transferred at high speed, a between an account the continuous by the CPU. This approach is called direct memory address or

egisters, one for generating k of the word count. A third he function to be performed. drives, other registers may controller registers must be gram control, they should be isses, as in the case of any

ntroller used in conjunction d printer. In such a case, the . The registers required to on are duplicated, so that connection is also provided



o-channel DMA Controller

#### Write).

adently to implement the sk unit to synchronise its of DMA transfer, this fact troller. The status register transfer occurred correctly

woountered. Q.55. What is a DMA controller? How it transfers data in a complete cannot continue. However, the CPU can be used to execute another while the share to program the program the program the program the continue. (R. GP.V., June Program. When the DMA transfer is completed, the CPU may switch back to the program that requested the transfer. It is the responsibility of the operating (R.G.P.V., Dec. The operating system which initiates the DMA operation when requested to do

so by a program. After the transfer is completed, the DMA controller info so by a program. The control signal on the bus, known as the intermediate with block diagram. What is meant by block transfer?

(R.G.P.V. D.) the CPU by means of a controller activates this signal at the same time it sets Ready hit in its status register.

It is important to note that a conflict situation may arise if both the

a DMA controller try to acci this cunflict, a special circuit activities of all devices requi priority system. Memory a interwoven with top priorit speed peripherals, like disk a CPU generates the majority he regarded as "stealing" me technique is generally known may be given exclusive acc without interruption. This is

0.56. What are the di actual process of direct me

What are the differen principle of DMA.

Ans. There are three b

(i) Block-transf from the computer to tran device. The CPU has no a During this time, the CPU c bus. This method is popular of data can be transferred.

(ii) Cycle Steali memory and an I/O device CPU is generated by ANDir has the same frequency as

(iii) Interleaved

system bus when the CPU is not using it. For example, the CPU does no the bus while incrementing the program counter or performing an ALU operation The DMA controller chip identifies these cycles and allows transfer of the between the memory and I/O device. Data transfer take place over a period time for this method.

Also, refer to Q.55.

0.57 What are different modes of data transfer? Explain the DMA (R.GRV., Dec. 2012)

Ans. Modes of Data Transfer - Refer to Q.56. Ans. Diagram of DMA Controller - Refer to Q.53.

## er in computer system and

by the data bus and address It activates the RS line and m initialize the DMA by the ral device and the memory. ind. The DMA controller is ts a DMA request, informing with its BG line, informing MA puts the current value




Fig. 3.22 DMA Transfer in a Computer System

Access (DMA)

Controller

BG

Interrupt